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ABSTRACT
Wireless power transfer (WPT) has attracted great attention from industry and
academia due to high charging flexibility. However, the efficiency of WPT is lower and
the cost is higher than the wired power transfer approaches. Efforts including converter
optimization, power delivery architecture improvement, and coils have been made to
increase system efficiency.
In this thesis, new power delivery architectures in the WPT of consumer electronics
have been proposed to improve the overall system efficiency and increase the power
density.
First, a two-stage transmitter architecture is designed for a 100 W WPT system. After
comparing with other topologies, the front-end ac-dc power factor correction (PFC)
rectifier employs a totem-pole rectifier. A full bridge 6.78 MHz resonant inverter is
designed for the subsequent stage. An impedance matching network provides constant
transmitter coil current. The experimental results verify the high efficiency, high PF, and
low total harmonic distortion (THD).
Then, a single-stage transmitter is derived based on the verified two-stage structure. By
integration of the PFC rectifier and full bridge inverter, two GaN FETs are saved and high
efficiency is maintained. The integrated DCM operated PFC rectifier provides high PF and
low THD. By adopting a control scheme, the transmitter coil current and power are
regulated. A simple auxiliary circuit is employed to improve the light load efficiency. The
experimental results verify the achievement of high efficiency.
A closed-loop control scheme is implemented in the single-stage transmitter to supply
multiple receivers simultaneously. With a controlled constant transmitter current, the
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system provides a smooth transition during dynamically load change. ZVS detection circuit
is proposed to protect the transmitter from continuous hard switching operation. The
control scheme is verified in the experiments.
The multiple-reciever WPT system with the single-stage transmitter is investigated.
The system operating range is discussed. The method of tracking optimum system
efficiency is studied. The system control scheme and control procedure, targeting at
providing a wide system operating range, robust operation and capability of tracking the
optimized system efficiency, are proposed. Experiment results demonstrate the WPT
system operation.
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1

INTRODUCTION

1.1 Wireless power transfer
In the recent decades, due to many merits, such as high flexibility, convenience, and
safety, wireless power transfer (WPT) has attracted great attention in electric vehicles (EV)
and consumer electronics, such as mobile devices, monitors, household appliances, and
medical implants, as shown in Fig. 1.1. Recently, efforts have also been made towards
dynamically charging vehicles in driving and smart tables which enable simultaneous
charging of multiple devices on a single surface.
According to the power rating, WPT systems are categorized into three levels. (1) Low
power, up to 15 W, typically used to charge medical or mobile devices. (2) Medium power
range up to a few hundred watts for monitors, laptop and multiple consumer electronics.
(3) High power mainly for industrial automation and EV charging application.
The wireless power market total revenue is expected to reach 8.5 billion by 2018. As
reported in Pike Research, the number of wireless powered products will triple by 2020 to
a $ 15 billion USD market [1].

1

Fig. 1.1. The application of WPT [1].

1.1.1 The background of wireless power transfer
Wireless power transfer enables power transfer from source to load through an air gap,
without interconnecting wires. This idea is first verified by Nikola Tesla in the 1910s
through the Wardenclyffe Tower based on inductive and capacitive coupling. Even though
he failed to popularize these findings at that time, this method is now widely used in nearfield wireless power systems. The earliest commercial product using inductive coupling is
the inductive heating at the 1971 national association of homebuilder convention in
Houston, Texas. The operation frequency of this system is 25 kHz. The magnetic flux
induced by the high frequency output current of transmitter generates large eddy currents
in a pot, heating it [2]. One of the first commercial product based on inductive wireless
charging is the electric toothbrush in the early 1990s. Normally, the toothbrush is placed
in a moist environment and needs to be regularly charged. A wired charger in the moist
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environment causes electric shock for the users. The development of an inductive charger
for electric toothbrush can fully enclose and insulate the plugs and wires. Therefore, it
improves safety.
Wireless charging technologies can be classified into near-field (non-radiative), based
coupled charging, and far-field (radiative RF) charging as shown in Fig. 1.2. The near-field
technique consists of inductive coupling and capacitive coupling. Inductive coupling can
be further divided into the magnetic inductive coupling and magnetic resonant coupling.
In capacitive coupling, the achievable amount of coupling capacitance is dependent on the
surface area of devices. Since consumer electronics typically have limited size, it is hard
to implement this technique [3], [4]. But it is feasible in the EV charging application. The
far-field technique includes direct RF power beamforming and non-direct RF radiation.
The former requires knowing the exact location of the receiver for power transfer [3].
The research in this thesis aims at consumer electronics application with inductive
coupling techniques. And the following discussion refers to inductive power transfer.

Wireless power transfer

Near-field

Capacitive

Inductive

Magnetic
inductive

Far-field

Non-directive RF

Magnetic
resonance

Fig. 1.2. Categories of WPT technologies.
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Directive RF

1.1.2 Magnetic inductive coupling
Inductive power transfer works by creating an alternating magnetic field in a
transmitter coil and converting that flux into an electrical current in the receiver coil.
Fig. 1.3 shows inductively coupled coils. The transmitter coil is driven by high frequency
ac current. Depending on the coupling coefficient, a fraction of the magnetic flux generated
by the transmitter coil penetrates the receiver coil and contributes to power
transmission. The amount of flux coupled to the secondary coil is proportional to the crosssection area that presents to the magnetic field. The perfect coupling which has coupling
coefficient k=1 is obtained when all the flux generated by the primary coil is coupled to the
secondary coil. The maximum k can be obtained when the secondary coil has identical
dimensions to the primary and the two coils are placed close to each other. Since the flux
drop with distance, the secondary coil has to be placed as close as possible to the primary
coil.
Because of this feature, the effective charging distance of inductive coupling is
typically within 20 cm [3], [6]. Charging is also sensitive to misalignment in the X and Y
directions. The transmitter and receiver should use the same coil and be perfectly aligned
[7] to get the most efficient power transfer system. There are three methods that are
typically used to ensure perfect alignment, as shown in Fig. 1.4. The first approach in
Fig. 1.4(a) is using a magnet for positioning. The second approach in Fig. 1.4(b) is moving
the position of transmitter coil to the location of the detected device. The third one in
Fig. 1.4(c) is to use a large number of transmitter coils, and only power the coil aligned to
the receiver.
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Fig. 1.3. Tightly coupled coils [5].

(a)

(b)

(c)

Fig. 1.4. (a) Approach 1: guide the positioning charging. (b) Approach 2: free positioning
based on a mechanically moveable primary coil. (c) Approach 3: free positioning based
on the selective excitation of a coil array [8].
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1.1.3 Magnetic resonant coupling
Magnetic resonant coupling was first introduced by the research group at
Massachusetts Institute of Technology (MIT) in 2007 [9]. The basic idea of resonant
coupling is that the two resonant coils are tuned at the same frequency. The magnetic
resonant coupling typically operates at megahertz frequency, and the quality factors of coils
are high, facilitating low power loss in coils. High Q coils can help mitigate the sharp
decrease in the coupling coefficient when the distance increases [3]. As reported, extending
the effective power transfer distance to meter range is possible [3]. Therefore, the resonant
coupling also refers to loosely coupled technique. Fig. 1.5 shows the loosely coupled coils.
There are several key capabilities of resonant coupling compared to magnetic inductive
coupling due to high frequency and fully resonant features. With resonance, the charging
position has higher spatial freedom in X, Y and Z directions. Devices are placed on the
right, left, the top or bottom side of the charging station. Compared to the inductive
coupling, the resonant coupling has a higher tolerance to the misalignment.

Fig. 1.5. Loosely coupled coils [5].
1



The resonant coupling allows a single transmitter to charge multiple devices

simultaneously. Each device, as it is put close to the charging station, can efficiently pick
up the power it needs. Adding or removing one device will not impact the rest.


Resonant coupling wireless power can be transmitted through some materials, such

as wood, stone, glass, or concrete. This feature allows the transmitter to be placed under
the table or embedded in the concrete wall[10].
1.1.4 The standards for WPT
There are four standards (three for consumer electronics, one for EV application)
developed in the past few years.
(1) Wireless power consortium (WPC) was established in 2008 [11]. The standard set
by WPC is named as “Qi.” The most recent Qi specification V1.2.3 in 2017 calls for an ac
frequency in the primary coil of between 87 and 205 kHz for the power range from 5 W to
30 W [7]. WPC has planned to develop classes up to 2.5 kW. The technology also includes
foreign object detection (FOD) such that the charger does not expend energy heating up
conductive objects that have been accidentally placed in the field [5].
(2) Power matters alliance (PMA) is another industry consortium developing WPT
standards [12], for an ac frequency between 277 kHz and 357 kHz, up to 20 W. PMA has
proposed solutions up to 2.4 kW for kitchen appliances [13].
(3) In 2012, the Alliance for wireless power (A4WP) developed another standard,
“Rezence”, for 6.78 MHz magnetic resonant coupling. A4WP is aiming at extending the
charging distance and improving spatial freedom[14]. The power rating under this standard
is up to 70W for the transmitter, and 50 W for a receiver according to the baseline
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specification,V1.3, in 2014 [15]. In 2015, PMA and A4WP were merged into a new
organization named AirFuel Alliance [16].
(4) SAE International is working on specifications for wireless charging of electric and
plug-in hybrid vehicles [17]. Standard SAE J2954 for EVs announced that the lowfrequency band centers at 85 kHz (range from 81.38-90 kHz) in 2013. It also defines three
power levels for EVs, WPT 1 (maximum power rating is 3.7 kW), 2 (maximum power
rating is 11 kW) and 3 (maximum power rating is 22 kW) [4].
Table 1.1 concludes these four standards. Generally, the inductive coupling has a lower
operating frequency which makes the design for power circuits easier. Lower frequency
can also help reduce the losses in the switches and inductors. The high frequency resonant
coupling works at MHz frequency range, increasing the design complexity of converters.
The high frequency operation also brings in the potential electromagnetic interference
(EMI) challenges.
Fig. 1.6 shows the four WPT standards with respect to different coupling methods and
power level.

1.2 Motivation and strategy
To further popularize the application of WPT system, significant efforts are made and
will be made towards high efficiency and high power density, lowering the bill of material,
improving the system robustness and enhancing the interface to provide user better
experience. System integration on the converter level is an approach to increase the
efficiency, reduce the system volume and component count. The implementation of
simultaneously charging of multiple receivers can bring in higher spatial freedom for the
users. This thesis mainly focuses on the transmitter design.
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TABLE 1.1 COMPARISON OF WPT STANDARDS
AirFuel Alliance
PMA
A4WP

Standard

SAE

WPC (Qi)

Technology

LFresonance

Inductive and LFresonance

Supported by
the companies

WiTricity,
BWM

Apple, LG,
Motorola, Sony,
Samsung

Members

/

433 [18]

Certified
products

/

1304 [18]

29 [19]

60

Up to 22 kW

5 W-30 W

0-20 W

Up to 70 W

87-205 kHz

277-357 kHz

6.78±MHz

Power range
Operation
frequency

85 kHz

HFresonance

Inductive

Dell, EPC, Starbucks,
WiTricity, Duracell, Power mat
150 [19]

Low power

High power

Resonant

Inductive
Fig. 1.6. WPT standards landscape.
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1.2.1 The innovation of transmitter architecture
Multiple-stage transmitter architecture is a conventional structure, as shown in Fig. 1.7.
Generally, it is comprised of a full bridge diode rectifier which converts utility frequency
ac power to dc, a PFC, a dc-dc converter that processes dc voltage to the desired bus value,
and a dc/ac inverter which converts the dc bus voltage to a high frequency ac current which
drives the transmitter coil. This architecture has merits in the decoupling of individual
converter functions. Each stage employs the best design for the specific ratings. However,
it exhibits low end-to-end (dc-dc) efficiency and bulk size due to the number of cascaded
conversion stages. Therefore, reducing the number of power conversion stages is one
potential approach to improve system efficiency.
1.2.2 A single transmitter for multiple receivers charging application
Resonant coupling techniques allow multiple devices to be charged concurrently by a
single transmitter. This achievement further improves the convenience and reduces the use
of wires. In the future, the transmitter can be placed on the wall or ceiling of a room. Then
all those electric devices in the room including light, mobile devices and TVs can be
powered wirelessly, as shown in Fig. 1.8. In addition, when the clocks, radios, music
players and remote controllers are powered up wirelessly, the batteries inside them can be
removed. As reported, this can reduce 6 billion batteries disposed of each year, reduce a
large source of toxic waste and groundwater contamination [20].
In this thesis, the transmitter is designed to provide the possibility for the multiple
receivers concurrently charging application.
Fig. 1.9 shows the simplified schematic of the multiple charging cases, assuming no
cross-coupling among the receivers.
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Multi-stage Transmitter

Iin

PFC

Vac

DC/DC

Ip

Coils

Is

Receiver

DC/AC

DC/DC

Fig. 1.7. WPT system with the multi-stage transmitter.

Fig. 1.8. Multiple devices charging application [21].
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Receiver #2

DC/DC

...

Is

Receiver #n

DC/DC

Fig. 1.9. The sketch of single transmitter charging multiple devices.
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1.3 Dissertation outline
The outline of this dissertation is as follows:
Chapter 2 presents the literature review of the WPT architecture, the converter
topologies, the compensation network, soft switching techniques and the control strategy
in the WPT system.
Chapter 3 designs a two-stage transmitter for high PF, low THD, high efficiency and
low part count. The inverter together with compensation network maintains constant
current behavior for multiple receiver application.
Chapter 4 develops a single-stage transmitter for high PF, low THD, high efficiency
and low part count. The control scheme is proposed to regulate the input current and output
power simultaneously. An auxiliary circuit is proposed to improve the light load efficiency.
The loss model is derived. The comparison among different topologies has been made.
Chapter 5 implements a closed-loop control scheme to regulate constant transmitter
current at the output of the single-stage transmitter during a dynamic load change. A full
power range operation is achieved by combining heavy load mode and light load mode
operation.
Chapter 6 discusses a WPT system operation with the implementation of the singlestage transmitter. The system level control scheme is introduced. The capability and
approach of achieving wide system operating range and optimum system efficiency are
addressed.
Chapter 7 concludes this work and presents future work.
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2

LITERATURE REVIEW

This chapter reviews the state-of-the-art of WPT system, in terms of architecture,
impedance matching network and control strategies. This review helps to understand the
opportunities and challenges for the research in the future.

2.1 WPT architecture
This section reviews the state-of-the-art WPT architecture, including the consumer
electronics application, high power application, industrial products and academic work.
The achievement of different topologies will be concluded. And the opportunities for
improvement will be investigated.
2.1.1 The state-of-art industrial WPT products
The consumer electronics WPT system includes low power (few watts) to medium
power (few hundred of watts) ranges. The front-end ac-dc rectifier usually either uses a
wall adapter which converts ac to dc in a rectifier or alternatively, a dc voltage source from
a battery or other dc supply in the technical products [22], [23].Therefore, most of the
literature about WPT system design in this power range start from dc input. Fig. 2.1 shows
an example.

Fig. 2.1. System configuration for the commercial consumer electronics application [24].
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The market of the WPT system in consumer electronics is classified into 3 categories
[25]:
(1) Finished products. There are thousands of Qi and Airfuel certified products
available in the market, including standalone charging pads for mobile phones, monitor,
and laptops. Mophie provides a Qi-certified wireless charging pad for the iPhone [26].
There are also many WPT systems that are embedded in other systems. For example, a
wireless charger embedded in a table clock or a monitor as shown in [27].
(2) Modules [25]. A branch of business focuses on the parts and modules for building
a WPT system. WiTricity has WiT-5000 reference design board, 6.78 MHz, 24 W input
(12V, 2A). The dc-dc (including the inverter, coils and the secondary rectifier, also refer
to end-end) efficiency is 60 %. Coil to coil efficiency achieves 90%. The distance between
the transmitter coil and receiver coil (Z range) is 5mm-45mm [28]. The communication of
transmitter and receiver uses Bluetooth. The topology is not reported. EPC developed many
transmitter boards and receiver boards. The transmitters cover 10 W-60 W power rating,
while receivers include 5 W and 10 W power rating. The topologies of the transmitter are
either class D or class E amplifiers. EPC 9512 is a class D amplifier [29], as shown in
Fig. 2.2. The input is required to connect to a 19 V dc source. The SEPIC converter boosts
bus voltage to 80 V. The efficiency of the ZVS class D amplifier is 90.6 % [30]. The
development board EPC 9083 is a 60 W class E wireless transmitter and requires 40 V dc
bus input [31]. The 5 W receiver develop board EPC 9513 is comprised of a diode rectifier
and a subsequent SEPIC dc-dc converter which controls the output voltage to 5 V [32], as
shown in Fig. 2.3. The efficiency of these development boards is not reported. Wurth
worked with Texas Instruments (TI) on a WPT system reference design, as shown in
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Fig. 2.4. Wurth contributes to the coil design, while TI on the circuit design with their own
semiconductors and controller. A class D amplifier is used to provide high frequency ac
current at the primary side. The diode rectifier and a subsequent dc-dc converter at the
secondary side are for dc voltage regulation [13].
(3) Chipset. IC manufactures work actively on integrated circuits for the WPT system
control applications. NXP launched NXQ1TXH5 which is a chip-based 5 W Qi-certified
wireless transmitter at 2016. It utilizes a full bridge inverter and reports 85% efficiency
[33]. TI launched an integrated receiver bq51011 (93% efficiency) [34] and bq5105xB
(90% efficiency) [35] based on Qi V1.2 in 2012. The late one integrates a battery charger
into the chip. ST promoted the STWBC-EP that complies with Qi V1.2.3 for a 15 W
transmitter and STWLC33 for a 15 W receiver [36]. This receiver achieves 97% peak
efficiency [37].
Industry has also developed WPT for EV applications. WiTricity claimed the DRIVE
11 evaluation system achieves a grid-to-battery peak efficiency for a 3.6-11 kW system up
to 94% [38]. Evatran began to sell their Plugless L2 WPT system to the public in 2014 [4].
Now they have 7.2 kW system for TESLA model S, BMW 13, NISSAN LEAF [39].
In a summary, the front-end ac-dc rectifier is not included in the WPT design for
consumer electronics application. An extra adapter is used in the standalone charger. Or
the dc source is provided is WPT charger is embedded in the other systems. And dc input
of resonant inverter has typically low voltage.
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Fig. 2.2. EPC9512 amplifier board and schematic configured as 33 W Class-D
amplifier [29].

Fig. 2.3. EPC9513 rectifier board photo configured as 5 W [32].

Fig. 2.4. TI Transmitter board bq500211AEVM-210 with class D amplifier [13].
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2.1.2 The state-of-art academic WPT architectures
2.1.2.1 Consumer electronics WPT system
The system architecture of the WPT system in the academic work is similar to
commercial products, as shown in Fig. 2.1. The front-end ac-dc rectifier either uses a wall
adapter or a dc voltage source [4], [40], [24].
Fig. 2.5 shows a common architecture for the WPT system [41]. It is comprised of a
Class E inverter, coupling coils and diode full bridge rectifier. The Class E inverter is
known to be a promising topology for high frequency and low power applications thanks
to the simple circuit and soft switching.
Many systems are derived based on this architecture. Class E inverters can be paralleled
to increase the power delivery capability. [42] uses dual class E inverters in parallel at the
primary side. [43] employs six inverters in parallel to achieve a power up to 301 W. The
end-to-end efficiency achieves 84.7%. The Class E2 dc-dc converter with 6.78 MHz
operation frequency is proposed in [44], [45], as shown in Fig. 2.6. It is comprised of a
primary class E transmitter and a secondary class E rectifier. The measured peak end-end
efficiency is 80 % at 20 W output power [45]. The Class EF2 converter is derived by adding
an LC network across the switch. It achieves lower voltage stress on the switch and lowers
THD of the amplifier output current compared to Class E amplifier. The peak efficiency is
reported as 71% at 29 W output power [46].
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Fig. 2.5. The configuration of class E with secondary side diode rectifier for WPT
application [41].

Fig. 2.6. The configuration of Class E2 dc-dc converter for WPT application [45].
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For low power applications, the Class E inverter is widely adopted due to the simple
circuitry. However, since it has large voltage stress on the main device, for the medium
power range application, the Class D inverter is more common [47], as shown in Fig. 2.7.
More details about the class D inverter will be discussed in Section 2.2.2. In addition, a
synchronous buck converter is implemented after the diode rectifier to pick up the
demanded power.
The full bridge resonant inverter has a higher capability of delivering power than a halfbridge inverter. Besides, two-phase legs enable the use of phase shift modulation to adjust
the output voltage. Therefore, it is also widely used [48], [49], especially in the mediumto-high power applications. Shown in Fig. 2.8, the primary side is a full bridge resonant
inverter with 80 V input voltage, and the secondary side implements a diode rectifier. The
reported end-end efficiency is 78% [49].
All the above-mentioned architectures are based on a dc input. To complete a whole
system, an extra commercial adapter is required. Thus the system optimization is hard to
achieve. A transmitter based on the line frequency ac input is proposed in [40], as shown
in Fig. 2.9. The motivation of this approach is to design the front-end ac-dc rectifier and
high frequency resonant inverter together, thus obtaining an optimized system design,
reduced number of power conversion stage and improved system efficiency.
Table 2.1 concludes the comparison among the typical WPT architectures for consumer
electronics. First, the front-end ac-dc rectifier usually is not included in the research scope.
Second, significant efforts are made on the Class E inverters/rectifier at high frequency and
lower power level. Third, attention starts to be given to the integrated system architectures.
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Fig. 2.7. The wireless power transfer system with class D amplifier and diode bridge
rectifier [47].

Fig. 2.8. A wireless power transfer system with full bridge inverter and diode rectifier
[49].

Fig. 2.9. A single-stage ac-ac transmitter is proposed for WPT system application [40].
15

TABLE 2.1 COMPARISON OF WPT ARCHITECTURE ON THE CONSUMER ELECTRONICS
Input
dc
dc
dc
dc
dc
dc

Architecture
Pri: Class E
Sec: load
Pri: Class E
Sec: diode rectifier
Pri: Dual Class E
Sec: diode rectifier
Pri: 6 Class E
Sec: diode rectifier
Pri: Class E
Sec: Class E
Pri: Class EF2
Sec: Class EF2

fo

Distance/k

Po

6 MHz

30 cm

105 W

6.78 MHz

45 mm

10 W

134 kHz

10 mm

295 W

6.78 MHz

42 mm

301 W

6.78 MHz

--

20 W

6.78 MHz

--

29 W

η
77%
dc-load
72.1%
dc-dc
75.7%
dc-dc
84.7%
dc-dc
80%
dc-dc
71 %
dc-dc

Ref.
[50]
[42]
[42]
[43]
[45]
[46]

dc

Pri: Class D inverter
Sec: diode
rectifier+buck

6.78 MHz

50 mm

44 W

73 %
dc-dc

[47]

dc

Pri: Full bridge
inverter
Sec: rectifier

97.6 kHz

k: 0.44

5W

71%
dc-dc

[48]

dc

Pri: Full bridge
inverter
Sec: diode rectifier

--

k: 0.1

60 W

78%
dc-dc

[49]

ac

Pri: Full bridge
diode+inverter
Sec: --

6.78 MHz

--

50 W

92 % acprimary load

[40]
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2.1.2.2 High power WPT system
In this section, previous research on the single-phase high power WPT system is
reviewed. So far, the high power WPT systems are mainly for EV charging. The power
rating typically greater to kW.
Fig. 2.10 shows a typical high power WPT system architecture [51], [52]. Different
from consumer electronics, these high power systems typically are designed including the
front-end ac-dc rectifier. The ac-dc rectifier converts line frequency ac to a regulated dc
bus. It can regulate the output power by adjusting the bus voltage. Include this stage in the
design scope, then the subsequent dc-dc converter that was introduced in the consumer
electronic WPT systems can be eliminated. The secondary side can employ either the diode
rectifier or the active rectifier.
The front-end ac-dc PFC rectifier in the conventional EV wireless charging system is typically
comprised of a diode rectifier and a PFC circuit [53], [54], [55]. Fig. 2.11 shows the state of the
art EV wireless charging system which is comprised of a bridgeless totem-pole PFC rectifier, full
bridge inverter, coils and secondary rectifier [56]. Employing this totem-pole rectifier into

transmitter while keeping the subsequent high frequency inverter, the number of power
conversion stages is reduced[57], [58], [59]. As reported in [58], the power efficiency at
7.7 kW achieves 96.5% and the PF is 0.99. The control IC for the totem-pole rectifier has
been implemented by the IC companies, such as NXP [60]and TI [61].
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Fig. 2.10. WPT system in EV application with ac power supply [52].

Fig. 2.11. Schematic of EV wireless charging system [56].
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References [62], [63]and [64] introduce

a full bridge, current fed, direct ac-ac

converter in EV WPT applications, as shown in Fig. 2.12. It is a boost-derived topology.
Duty cycle and phase shift are employed to control the input current and output voltage
with low THD of the input current. The load power is regulated and soft switching is
achieved for the inverter switches. However, since the bus voltage is not regulated,
significant double line frequency ripple exists on the bus. This double line frequency ripple
flows through the coils to the receivers bringing in other harmonics and increasing the
radiation from the coils. The impact of low-frequency ripple on the battery is still unknown.
Moreover, the actual semiconductor count is high.
The high power WPT system in Fig. 2.13 is formed by a primary integrated Z-source
converter and a diode rectifier at the second side. The Z-source converter regulates the
input current and output power. However, it is limited to low frequency (for example
20 kHz) applications due to hard switching. Furthermore, a significant double line
frequency ripple exists at the output of the transmitter.
Table 2.2 summarizes the comparison among the typical high power WPT architectures
for EV charging. In all of those architectures, the design of the ac-dc PFC rectifier is
included. The main difference among these architectures is the transmitter structure.
Different approaches are investigated to reduce the number of semiconductor devices at
the transmitter side.
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Fig. 2.12. Matrix transmitter proposed in [64].

Fig. 2.13. Z source converter based two-stage transmitter [65].

TABLE 2.2 COMPARISON OF WPT FOR EV APPLICATION
Architecture

fo

distance

Po

η

Device
counts

Ref.

Pri: diode
rectifier+inverter
Sec: diode rectifier

30 kHz

120 mm

3 kW

96 %
ac-load

14

[54]

Pri: Totem-pole
rectifier+inverter
Sec: diode rectifier

22 kHz

162 mm

6.6 kW

92%
ac-load

12

[56]

Pri: Matrix
converter
Sec: diode rectifier

50 kHz

--

1.2 kW

--

12

[62]

Pri: Matrix
converter
Sec: active rectifier

20 kHz

--

1 kW

89.6 %
ac-load

12

[64]

Pri: Zsource
converter
Sec: diode rectifier

20 kHz

200 mm

1 kW

71%
ac-load

12

[65]
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2.2 The converter topologies of the transmitter
The transmitter converts utility line frequency ac power to high frequency ac power for
driving the transmitter coil. This section provides a literature review of the state of the art
of individual power conversion stage. The challenges and opportunities of different
topologies in terms of efficiency, voltage and current stress of semiconductor stress and
the part count are investigated to guide future research.
2.2.1 Ac-dc rectifier
Since the design for the low power to medium power range WPT system typically
employs a commercial adapter as a dc source for the following transmitter stage, the-stateof art ac-dc adapters in the industry and academic area are reviewed in this section.
The diode full bridge rectifier is the simplest rectifier circuit. Depending on the
application, a subsequent dc-dc converter might be used to adjust the bus voltage. The
flyback is the most popular topology for this dc-dc power conversion due to a low parts
count, low cost and simplicity [66], [67], [68] as shown in Fig. 2.14. The well-known
flyback converter suffers from high voltage stress during the main switch turns off and
high switching loss during the turn on. Therefore, a resistor-capacitor-diode (RCD) clamp
[66] or active clamp [69] typically are adopted to solve those issues. In addition, the input
current of flyback is discontinuous which requires larger input filter. As a result, the
flyback is mainly used for low power level applications. As addressed in [66], the flyback
converter is prevalent at lower power levels (below 45 W). [69] shows 94.5% peak
efficiency in a 45 W system (90 V ac input voltage, 20 V output voltage) with 25 W/in3
power density.
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Fig. 2.14. The combination of diode rectifier and flyback for ac-dc converter.

The input current harmonic content of an off-line converter impacts other electronic
equipment connected to the grid. The standard IEC-61000-3-2 [70] gives a limitation of
the harmonic components for different equipment. Equipment is classified into four
categories: (1) Class A includes the balanced 3-phase equipment. (2) Class B includes
portable tools. (3) Class C is the lighting equipment. (4) Class D includes monitors, screens,
TV, and computers which have input power between 75 W and 600 W.
For higher power application where PFC is required (when power is larger than 75 W),
a boost PFC rectifier is often used [71], as shown in Fig. 2.15. The Boost PFC has
continuous input current, so it is superior to other topologies such as buck and flyback for
smaller input filter design. In addition, the resistive input impedance of boost converter
ensures higher PFC and low THD of input current with small control effort. Moreover,
buck type PFC rectifier has dead angles during the time intervals when the input voltage is
lower than the output voltage. As a result, the boost PFC rectifier offers a cheap and
straightforward solution, thus is widely used in industry [72].
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Fig. 2.15. PFC boost rectifier.

The output voltage of the boost PFC must be higher than the peak of the input line
voltage. For example, the universal line-voltage range is 90-265 Vrms. If this is the
application, the output voltage of the boost PFC must be greater than 380-400V. If the
application requires or prefers this voltage rating for the output, then this topology is a good
candidate. But for the adapter application which requires low output voltage such as 48 V,
24 V, or 12 V, a high step down dc-dc converter is needed. The resonant LLC converter is
typically implemented for the subsequent dc-dc converter due to high efficiency by
featuring soft switching and compact size [72], [73], [74], [67], [75]. [72] achieves 95.3
% efficiency and 11.7 W/in3 power density based on the paper design of a 100 W system.
[76] addresses a design case with diode rectifier, boost PFC and LLC for a 150 W adapter
that achieves 94.2% efficiency. The peak frequency of PFC and LLC are 1 MHz and 500
kHz respectively. The reported power density is 21.4 W/in3. In [77] the adapter consists of
a diode full bridge rectifier and half-bridge LLC converter with 90 % efficiency. The
commercially-available adapters typically have 6 W/in3 power density. And the best-inclass commercial adapter achieves 12 W/in3 for 150 W system [78]. A comparison is made
based on the literature review, shown in Table 2.3.
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TABLE 2.3 COMPARISON OF ADAPTER
Topologies

Power
density

Po

η

Topologies

Ref.

Literature

25 W/in3

45 W

94.5%

flyback

[69]

Literature

11.7 W/in3

100 W

95.3%

PFC
rectifier+LLC

[72]

Literature

21.4 W/in3

150 W

94.2%

PFC
rectifier+LLC

[76]

AN3233

--

150 W

91%

PFC
rectifier+LLC

[79]

AN2749

--

40 W

80%

flyback

[80]

DEMO_5ASAG_60W1

--

60 W

83%

flyback

[81]

DEMO-IDP2303A100W

12 W/in3

100 W

88.3%

PFC
rectifier+LLC

[82]

ADP-65JH HBAN

15.5 W/in3

90 W

84%

--

[83]

DPS-120AB-3

3.4 W/in3

120 W

88%

--

[84]
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The full bridge diode rectifier in the boost PFC rectifier causes high conduction loss.
By integrating of the diode bridge and the boost PFC, the number of semiconductors in the
line-current path is reduced. Thus conduction loss is decreased. Bridgeless PFC rectifier
[85, 86] achieves lower parts count and higher efficiency by integrating the diode full
bridge rectifier with subsequent PFC stage. There are several types of bridgeless PFC
rectifiers, such as buck bridgeless rectifier[87], buck-boost bridgeless rectifier, bridgeless
flyback rectifier [88], bridgeless SEPIC rectifier [89], [90] bridgeless Cuk PFC [91],[72]
rectifier and bridgeless boost PFC [92],[93], [94], [92].
Buck type PFC rectifiers exhibit the above-mentioned disadvantages. The bridgeless
buck PFC in [87] integrates a flyback into the circuit which helps improve the dead angle
issue. But it increases the complexity of the circuit significantly. The measured PF is 0.95
and efficiency is below 90%. Bridgeless flyback rectifier in [88] suffers from high voltage
stress on the main switch. The bridgeless SEPIC rectifier requires 7 passive components
[89]. The bridgeless Cuk PFC is derived by integrating the boost PFC and LLC resonant
converter. The advantages of this topology include isolation and step-up and down
capability. The main issue of this topology is the high voltage stress on the main switches.
In addition, a snubber circuit is required to avoid over voltage the main switch.
For non-isolated applications, the bridgeless boost PFC, shown in shown in Fig. 2.16
[86] has many merits including simple circuitry, high efficiency and achievable high PF
and low THD with simple control. Compare with the conventional PFC rectifier in
Fig. 2.15, two diodes are eliminated. As a result, there are always two semiconductors
placed in the line-current path, resulting in reduced conduction losses. At the positive halfline cycle, D1, S1 and S2 form the current path. During the negative half-line cycle, D2, S2
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and S1 start to operate. However, this bridgeless PFC rectifier has significantly higher
common-mode noise than the conventional PFC boost rectifier [95], [96]. The operation at
the positive half- line period when S2 has connected the output ground to the ac source is
normal. But at the negative half-line period, the output ground is connected to the ac source
with high frequency pulses. The amplitude of those pulses is equal to high bus voltage.
Those high frequency voltage pulses charge and discharge the equivalent parasitic
capacitance between the output ground and the ac line ground, resulting in the
asymmetrical on the two half line period, eventually causing a high common-mode noise
[92].
A modification of this original bridgeless rectifier is totem-pole rectifier as shown in
Fig. 2.17. This totem-pole rectifier considerably reduces the common mode noise issue by
exchanging the position of D1 and S2. At the positive period, rectifier ground is connected
to the ac source via D1, at the negative period, ac source is connected to the constant
positive bus terminal. Thus, the high frequency pulses on the ground as discussed above is
eliminated. So, the common mode noise is reduced. Because of the low component counts,
high efficiency and low common mode noise, this totem-pole rectifier has been widely
investigated for the charger and data center power supply applications[93]. Recently Texas
Instrument launched a reference design for 1.6 kW GaN based 1 MHz CRM interleaved
totem-pole rectifier. This reference design achieves 98.7% efficiency at full load and 250
W/in3 power density [61]. The adapter consists of a CCM front-end totem-pole rectifier
and subsequent LLC resonant converter that achieves 94.5% efficiency in a 500 W
prototype [97].

26

Lb

D1

D2

Vin

Cdc
S1

Rload

S2

Fig. 2.16. Basic bridgeless boost rectifier.

2.2.2 High frequency resonant inverter
Class E and class D are two popular power amplifiers due to high efficiency and simple
circuitry.
A. Class E inverter
The schematic of Class E amplifier is shown in Fig. 2.18. It is comprised of a transistor
and a load network. The transistor operates as an on/off switch and the load network shapes
the voltage and current waveforms to achieve the lowest power loss via soft switching. The
main advantage of class E amplifier is that it only consists of a single transistor and gate
driver. Moreover, it absorbs parasitic capacitance of the transistor as a natural part of the
operation.
However, it has many limitations.
(1) The voltage stress on the switch is 3.56 times the bus voltage VDD [98]. In practice,
when the Coss of transistor replaces Cs, the non-linear variation of Coss with drain voltage
can further increase the voltage stress across the semiconductor, reaching a value of almost
4.4 times the input voltage [99].
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(2) The Class E amplifier is sensitive to load variation. To achieve high efficiency, ZVS
is necessary for this class E amplifier. The output network is tuned inductively for a specific
load for the soft switching operation. In loosely coupled WPT systems, there is load
variation due to variation in the coupling between the transmitter and receiver, introducing
changes in the load impedance seen by the amplifier, as shown in Fig. 2.19. When the load
increases, the pre-tuned network changes from inductive to capacitive, therefore resulting
in high switching loss. When the load decreases, it becomes more inductive and causes in
high loss due to diode conduction.
There are different methods proposed to extend the soft switching range of the class E
inverter. In [50], the resonant tank is tuned at a higher resonant frequency ωoTx than the
receiver’s resonant tank frequency ωoRx. The transistor switching frequency is ωd. ωoTx >
ωoRx = ωd. By adjusting ωd, the effective Cs can be changed, that is, the effective equivalent
resistance and inductance of the primary tank can change for different operation scenarios.
However, there are some limitations. For example, the effective Cs should always be larger
than the Coss of the transistor. This also helps reduce the impact of the nonlinearity of Coss
in the practical operation. [42] proposes implementing dual-channel class E instead of
single-ended class E amplifier to improve the power efficiency at light load. Dual-channel
allows the system to shut down one of the channels at light load. When both the channels
are enabled, the equivalent inductance across both inductors is Lr /2, while if one channel
is enabled, the equivalent inductance becomes Lr. However, when the number of channels
increases, the problems caused by device mismatches might outweigh the benefits. Also,
the loss in Lout will increase due to doubled ESR in the Lr.
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Vin

Cdc
S2
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Fig. 2.17. Improved bridgeless boost rectifier (Totem-pole bridgeless rectifier).

VDD
Output network
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Lr
ID
S1

Cr

VDS
Rload

Cs

Fig. 2.18. Class E power amplifier.

Fig. 2.19. Class E operation under various load conditions [31].
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B. Class D inverter
The Class D amplifier [100], can be categorized into two topologies, half-bridge and
full bridge configurations. Fig. 2.20 shows a half-bridge class D amplifier. Soft switching
has to be implemented in the high switching frequency application for high efficiency.
There are two methods for the ZVS operation. First, tuning the load to be inductive, allows
the load current to provide enough current during dead time for ZVS. Second, an auxiliary
circuit to assist with ZVS operation can be introduced as shown in Fig. 2.20 [101], [40],
[102]. Table 2.4 compares several high frequency resonant inverters from academic papers
and commercial products.

Vbus

S1
Cs

S2

Ls

LZVS
Zload

CZVS

Fig. 2.20. Class D transmitter(half-bridge configuration).
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TABLE 2.4 COMPARISON OF HIGH FREQUENCY RESONANT INVERTER
Input

Architecture

fo

Po

η

Ref.

Literature

Class E inverter

1 MHz

366
W

96.6 %
dc-ac

[103]

Literature

Class E inverter

6.78 MHz

30 W

90%
dc-ac

[104]

Literature

Derivation of
class E inverter

1 MHz

13 W

90.3%
dc-ac

[105]

NXQ1TXH5

ZVS class D

110~205kHz

5W

85%
dc-ac

[33]

EPC9052

Class E inverter

6.78 MHz

33 W

90%
dc-ac

[30]

EPC 9065

ZVS class D

6.78 MHz

33 W

92.5%
dc-ac

[30]

EPC 9512

ZVS class D

6.78 MHz

33 W

90.6%
dc-ac

[30]

2.2.3 Single-stage ac-ac converter for induction heating and lighting
To reduce the parts count and to achieve high efficiency and high power density, singlestage ac-ac topologies have been studied in various applications, such as induction heating
and lighting. For the WPT applications, it is still a new and interesting topic.
The single-stage converter in [106-109] is developed by integrating a bridgeless totempole PFC and half-bridge inverter. However, the operating range of this topology is limited.
The rectifiers addressed in [106] and [107] operate in discontinuous conduction mode
(DCM). The switching frequency is fixed, while the duty cycle is used to control dc bus
voltage and regulate output power simultaneously. This control scheme results in a narrow
operating range. In the induction heating application [108], [109], bus voltage allows large
double line frequency ripple, so continuous conduction mode (CCM) with a fixed
switching frequency and duty cycle within the line period is implemented. However, this
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solution is not suitable for WPT systems, because low-frequency harmonic content
increases the power loss and radiation in the coils.
Another single-stage ac-ac converter is derived by integrating a bridgeless totem pole
PFC and full bridge inverter [110-112]. Using a full bridge inverter instead of a half-bridge
potentially improves the output power capability, and enables phase-shift control. Because
the converter is used for induction heating applications, the suppression of large double
line frequency ripple on the dc bus is not required in [111]. The output power regulation is
not discussed in [112].

2.3 Compensation network
The compensation network also referred to an impedance network (IMN), is comprised
of inductors and capacitors. The IMN is typically placed on the transmitter side and
receiver side, as shown in Fig. 2.21.
There are many different types of compensation networks for different design goals.
But, generally they are built to achieve the following one or several targets:

Ip

Iin
Vac

PFC

DC/DC

IMN
Is

DC/AC

DC/DC

Fig. 2.21. Impedance matching network in the WPT system.
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(1) To transfer power through transmitter coil and the receiver coil, the leakage and
magnetizing inductance of those coils bring in high reactive power. And the circulating
current increases system losses. Capacitors are added either in parallel or series to cancel
the inductance. The basic idea is to use the compensating capacitor at the receiver side to
resonate with the secondary coil, further to maximize the power transfer. The primary
capacitor is designed to cancel the reactance and therefore achieve unity power factor at
the output of the transmitter [113].
(2) The maximum achievable efficiency of the WPT system is decided by parameters,
such as the coupling coefficient, quality factor of coils [50], and the efficiency of the high
frequency inverter and rectifier. Actually, the compensation network can be designed to
improve the efficiency of the inverter by assisting it to obtain ZVS operation if MOSFETs
are employed for the active switches. If the load current is lagging the voltage of the
inverter, ZVS is achievable. Adjusting the capacitors of the compensation network can help
provide inductive load behavior for the inverter, therefore help for ZVS.
(3) A compensation network is designed to help in obtaining constant voltage [114] or
constant current. There are many parameters in the WPT system that are variable. For
example, the distance between the transmitter coil and receiver coil changes in the
transcutaneous energy transmission system when the patient is breathing. The number of
loads changes in the multiple receiver applications, when one cell phone is suddenly added
to the system where several other cell phones in the middle of charging. So proper design
for the compensation network can help reduce the control complexity of the varied
parameters.
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(4) The bifurcation phenomenon in the WPT system denotes the situation in which the
frequency of zero phase angle is not unique[115], [116]. The number of frequency points
for the zero phase angle is determined by the load condition, compensation network design
and the range of frequency swing [116]. In [114] and [117], the bifurcation phenomenon
is used to get constant output voltage within a frequency range. But if the system requires
bifurcation-free impedance within a certain frequency range, then the compensation
network should be designed carefully.
There are four basic compensation networks: SS, SP, PS, PP [118], [119], [120], [115],
[121]. The schematic of those four basic compensation topologies is shown in Fig. 2.22.
The first S or P indicates series or parallel compensation of the primary coil and the second
S or P stands for series or parallel compensation of the receiver coil. Lp and Ls are the
transmitter coil and receiver coil inductance respectively. Cp and Cs are the resonant
capacitors of transmitter and receiver. Their design is quite flexible according to
application requirement. For example, the resonant capacitor can be designed to resonate
with the self-inductance of the coil or the leakage inductance of the coil. The former one
can obtain a higher ratio between the active power and reactive power, while the latter can
maximize the transferred power [119]. But, generally, they have the following features.
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Cp
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Vin
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Ip
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(a) SS

ZL

(b) SP
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Cp

Ip

Vin

Is
Lp

ZL

Ls

Rp

Rs

Cp

Ip

Vin

Is
Lp

Rp

(c) PS

Ls Cs
Rs

(d) PP

Fig. 2.22. Basic compensation networks.
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(1) SS network. The compensation parameters are independent of the coupling
coefficient and load. Therefore, it is best suited for the conditions where the load
dramatically changes, or the position of receiver frequently moves. If L and C are properly
designed, the constant current Is or constant output voltage on the load can be obtained at
the system output [115]. Since the capacitor is connected in series with an inductor, the
voltage stress on it might be high. This is a drawback in the high power application. The
resonant capacitor voltage can reach 10 kV[4, 122].
(2) SP network. It can be used to obtain the fixed voltage gain if the mutual inductance
is constant. The selection of compensation capacitor Cp is dependent on the coupling
coefficient [119], [120].
(3) PS and PP network. PS circuit compensation technique has low sensitivity to
misalignment. One of the drawbacks of PS and PP is that voltage source cannot be used to
drive them directly. An inductor can be placed between the network and inverter to solve
this problem [118]. In addition, the desired Cp for unity power factor is dependent both on
coupling coefficient and load.
Besides these four topologies, there are many different compensation networks. more
L, C elements are added to extend the design flexibility and achieve a specific target. For
example, LCC/S [115] network is shown in Fig. 2.23, and LCL/S network [123] in
Fig. 2.24. The terminologies for those compensation networks in different literature might
be different. For example, LCL/S in Fig. 2.24 is named as LC/S in [119]. LCC/S and
LCL/S can be designed to achieve a constant Ip. This feature is beneficial for the dynamic
load changing, such as dynamic charging EV during driving or multiple receiver
applications. In addition, these IMN are also investigated to assist with the soft switching
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in [124], [125]. The secondary side can be designed as series (as shown in Fig. 2.23 and
Fig. 2.24) or parallel, or other LC combinations. If secondary LC is in series, the output
voltage can be constant. If it is in parallel, then the secondary current Is can be constant
[115].
As discussed above, the design of compensation networks is quite flexible. Many
different combinations of inductance and capacitance can be employed for practical
applications.

2.4 Soft switching techniques of PWM converters
With the increasing requirements of high efficiency, small size, high power density,
and excellent EMI performance for power electronics converters, the switched mode power
conversion technologies developed from PWM converters to resonant converters, then to
PWM converter with soft switching auxiliary circuits which can eliminate or reduce
switching, further increase the whole system efficiency and reliability.

Lr

Cp

Cs
Ip

Vin

Is
Lp

Cr

ZL

Ls

Fig. 2.23. LCC/S network.

Lr

Cs
Ip

Vin

Is

Lp

Cr

Ls

Fig. 2.24. LCL/S network.
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2.4.1 The principle of soft switching
The two main circuit topologies in electronic power converter technology are PulseWidth Modulation (PWM) converters and resonate converters. Commonly PWM
converters suffer from high switching loss. Compared with PWM converters, resonant
converters have less switching loss [126]. Nevertheless, resonant converters process power
in sinusoidal or near sinusoidal waveforms resulting in a higher circulating current. The
large circulating current brings in high conduction loss on semiconductors and passives. In
addition, the electric stress on a semiconductor is high and might bring in devices failure
due to overcurrent or overvoltage. This will make filter design more difficult and impact
EMI performance as well [127].
Generally, soft switching PWM converters can be classified to zero voltage switching
(ZVS) PWM converters and zero current switching (ZCS) PWM. ZVS method reduces the
capacitive turn-on loss by discharging the capacitors in parallel with switching devices to
zero just before the gate signal is applied. A parallel capacitor can help reduce the turn off
switching loss by slowing down the voltage rising, therefore reducing the turn off overlap
loss [127]. In [128] this near-ZVS manner is defined as ZVS turn off. ZCS techniques
eliminate the voltage and current overlap by redirecting the switch current to zero before
the voltage across the devices rises. Notice that ZCS is not helpful for the capacitive loss
during semiconductors turning on.
Generally, for the switching loss, diodes mainly suffer from the reverse recovery loss
during their turn off period. ZCS turn off can minimize this loss and also can suppress the
ringing issue during turn off. ZCS turn off can reduce the reverse recovery loss in some
range, but it might bring in severe ringing at the same time. For MOSFET, ZVS turn on
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can eliminate the capacitive loss and overlap loss, ZVS or ZCS turn off can reduce the turn
off loss. ZCS is more useful for minority carrier devices such as IGBT [129]. Because they
exhibit a current tail at turn off causing considerably high turn off losses.
There are several different ways to obtain resonant behavior for soft switching
operation. For basic PWM converters, which have inductors connected to the switching
nodes, and those inductors can be utilized as resonant inductors if adopting proper values.
One classic method for soft switching in the PWM converter is shown in Fig. 2.25. To get
ZVS turn on for S1, Lb is designed carefully to provide proper negative current. For
specified load conditions, this negative current discharges the output capacitor of S1 and
charges the output capacitor of S2 during the dead time t0. This resonant behavior brings
VA from zero to Vin before turning S1 on. This operating mode is also called quasi-square
waveform (QSW) [130], [131], [132]. For the resonant converter, when the load impedance
is designed to give appropriate inductance, the switches will be provided enough energy to
discharge the output capacitors before tuning on.

Gs1

Gs2
t
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A

Lb
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Vin

t

ILb
S2

Rload

Cdc

ILb
t0

Fig. 2.25. ZVS converter.
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2.4.2 Auxiliary circuit to assist with ZVS
For those converters without an inductor connected to the switching node, or the
inductive load is not able to be designed for soft switching operation, employing an
auxiliary circuit might be a solution. The auxiliary circuits, shown in Fig. 2.26, can be
classified into passive auxiliary circuits and active auxiliary circuits [133], [134], [135].
The passive auxiliary circuit is comprised of inductors and capacitors [136], while the
active circuit has extras active switches to control the auxiliary current [137]. An active
auxiliary circuit such as the active clamped circuit in flyback helps reduce the voltage stress
and reduce the switching loss [69]. However, it increases the control circuit complexity.
The passive auxiliary circuit has low flexibility, but it is simple and low cost. Besides the
auxiliary circuit, the auxiliary converter is another solution for achieving or extending the
soft switching range [138]. An example is addressed in Appendix A.

2.5 The control strategy of the wireless power transfer system
The control targets of a WPT system include (1) fast response to the parameter changes of
the system, such as load variation and coupling coefficient changes [24], [139], [140]. (2)
Achieve the specific requirements according to different applications, such as control
output voltage, current or/and power flowing control [59], [141], [142]. (3) Track the
maximum efficiency at each operating point [117], [143], [144].
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Fig. 2.26. The principle of an auxiliary circuit for soft switching.

2.5.1 The control scheme for single receiver WPT system
Different techniques have been presented in the literature to regulate the output against
coupling and load variation. These methods can be categorized into three kinds: primary
side-control, secondary side-control, and dual side-control [145].
In primary side-control, the power flow is mainly controlled at the transmitter side.
This control strategy can minimize the interaction with secondary-side electronics. For
example, by control transmitter, the output power can be adjusted even if the receiver side
only has diode rectifier. The receiver side information (output voltage, current, load) can
be sensed and transmitted to the transmitter side by a communication link [59]. There are
mainly three strategies implemented to accomplish the primary side control.
(1) Changing the switching frequency of transmitter or receiver to regulate the output
power/output voltage when it is the control target. Varying the switching frequency adjusts
the impedance looking into the transmitter load network [146]. Depending on the control
goal, different designs can be implemented. In [114] and [117], the output voltage is desired
to be independent of the load. The output voltage has two separate peak frequencies in the
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“over coupled” region. The switching frequency is adjusted towards the peak frequency to
increase the output voltage/power, and vice versa. In [116], the output of the transmitter is
controlled to be zero phase angle for minimum reactive power rating by variable frequency.
The ideal control point is difficult to determine if there are multiple zero phase angle
conditions within the frequency range. This phenomenon (bifurcation) can be observed
especially when the load increases. If the variable frequency control scheme cannot deal
with the uncertainty in the bifurcation region, the selected frequency might make the
operation drift away from the desired point or move unstably between several undesired
operation points.
(2) The impedance matching network is dynamically tuned to control the output
voltage. By changing the capacitance or inductance in the impedance matching network,
the voltage conversion ratio can be controlled to the desired value. Discrete capacitor arrays
with active switches are needed in the tunable IMN [147], [24].
(3) Control the output voltage via a dc-dc converter. This dc-dc converter can be placed
before the inverter stage (pre-regulation) [148], or after the rectifier at receiver side (postregulation) [147]. This method increases the overall size and reduces efficiency.
(4) Control the output voltage of the inverter by adjusting the phase shift or/and duty
cycle. Generally, the phase shift and duty cycle have a limited ZVS operating range.
Secondary side control requires active rectifier or post-regulation stage. It is also widely
used in the multiple receiver application [145].
Dual side control with communication between transmitter and receiver is so far the
most popular control method. It extends the optimum operating range of the system and
increases the system robustness. The signal delay caused by the communication is a system
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bottom neck [149]. There are different approaches to achieve control targets. (1) Control
the output voltage/power with pre-regulation and post-regulation together [117],[143]. (2)
All those methods introduced in section A for the primary side control can be implemented.
If active rectifier is served, it can be controlled together with primary side circuit to adjust
the power flow. Or the post-regulation can be implemented for the control purpose.
2.5.2 The control scheme for the multiple-receiver WPT system
As discussed before, the power of single receiver system can be regulated from the
primary side. However, for multiple receiver systems, this control scheme is not applicable.
The frequency tracking, automatic impedance tuning and so on at transmitter side cannot
individually regulate the power flow for the individual receivers [150]. The secondary side
is mainly controlled by individual controllers at receiver side since each receiver has a
unique power requirement.
Ideally, the system is desired to achieve high performance, high reliability and high
efficiency. However, the increased load and coupling variables (including the crosscoupling) in the multiple-receiver system significantly increases the control complexity.
In [151], [149], [152], [140], [153] time-division multiplexing (TDM) are introduced
in the WPT system. In this control, at any time, there is at most one receiver being charged.
Each receiver had its own control and communication with the transmitter. The power flow
is controlled by managing the charging time of each receiver. With this control
methodology, the system operates similarly to a single receiver system.
In the application of a single transmitter charging multiple receivers, [24], [139],[140]
regulate the output current as a constant current source by adjusting the input voltage
through closed-loop control between the transmitter and receiver. The transmitter in [154]
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is controlled as a current source by adjusting the phase shift between inverter phase legs.
However, these approaches are limited by the communication and control bandwidth,
resulting in poor dynamic response to a sudden load change. At the output of the class E
amplifier [155], [142], and the output of full bridge inverter [156],[157], an LCL
impedance matching network (IMN) is added to obtain constant current behavior from a
voltage source. This constant current output smooths the response to dynamic load
changing in the multiple receiver application. The design parameters of the LCL network
depends on the control target, such as minimum component count, high efficiency,
simplicity, and low harmonics.
The cross-coupling of receivers will impact the power distribution. Efforts have been
made to compensate/reduce the impact from cross-coupling [158], [21]. The time-division
charging strategies reviewed above avoid the cross-coupling issue.
In the other works, the assumption is made that each receiver keeps a large enough
distance with each other, therefore, the cross-coupling effect is negligible [24], [139],[140].

2.6 ZVS detection
Since the switching frequency of the converter in the system is 6.78 MHz, ZVS is
typically adopted to minimize switching losses [40], [110], [101]. However, ZVS is
designed based on a certain operating range. When the converter runs into unexpected
condition, for instance, a large capacitive load, it loses ZVS. Significant switching loss due
to hard switching may damage the converter. In order to improve the robustness and
efficiency of the system, ZVS detection is reviewed.
The drain-source voltage Vds of the switch is sensed cycle by cycle in [159], [160],
[161]. The device is turned on after Vds drops to zero. Vds of high-side FET is measured via
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an auxiliary winding in [159]. This method requires auxiliary winding that complicates the
magnetic design. In addition, this method is hard to be implemented in the 6.78 MHz
switching converter, since detecting the voltage zero cross point at this high frequency
suffers from severe noise and significant signal delay. In [160], ZVS is detected by sensing
the gate supply voltage and compared to the drain voltage in the gate driver. In [161], Vds
is sensed through an auxiliary diode in the gate driver. The detection circuits in [160] and
[161] are integrated into the gate driver, so noise and the signal delay are limited. However,
it requires great efforts on the IC design. ZVS is detected by sensing the voltage slope of a
switching node in [162]. A half-wave rectifier converts the pulse voltage that presents the
voltage slope to dc voltage. An auxiliary switch is added to reset the stored charge on the
holding capacitor every switching cycle. This method avoids directly sensing high
frequency Vds. However, the auxiliary switch requires independent high frequency PWM
and gate driver which increase the loss and complexity of the circuit.

2.7 Summary
This section summarizes the literature review from three aspects:
(1) Fig. 2.27 concludes the efficiency number from the literature review in this chapter.
The squares indicate efficiency reported in academic papers, while circles denote the
efficiency of commercial products.
The front end ac-dc rectifier in the consumer electronics application is well-researched.
According to the plots, high efficiency is achieved in both industry and academic works.
Thus typically it is neglected in the design or optimization of the consumer electronics
WPT system. Significant efforts are made towards the subsequent power conversion stage
design, including the high frequency resonant inverter, secondary side receiver, or design
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of the inverter and secondary receiver together (refer to the dc-dc stage). A commercial acdc adapter or alternatively, a dc voltage source from a battery or other dc supply is
implemented to provide input voltage for the subsequent converter. This separated design
approach causes several problems:


Even if each individual stage achieves high efficiency and high power density, the

cascaded structure will result in lower efficiency and power density for the overall system.
For example, [30] demonstrates 92.5% efficiency in a 33 W 6.78 MHz class E inverter. If
the adapter with 95.3% efficiency (maximum power is 100 W, 11.7 W/in3 power density)
[72] is employed to supply this inverter, the overall efficiency of the transmitter drops to
87%. And 8.5 in3 will be added to the inverter to form the complete transmitter.


The dc output of the commercial adapter is typically a fixed value. This fixed input

voltage of inverter limits the efficiency optimization.


When the transmitter needs different input voltage for output voltage/power

regulation, an extra dc-dc stage will be added in front of the power amplifier, as shown in
Fig. 2.28. As a result, additional components, volume, and loss will be added.
Alternatively, a transmitter considering the rectifier and inverter design together has
been proposed for the low WPT application where PFC is not required [70]. It achieves
high ac-ac efficiency as shown in Fig. 2.27. There are several ac-ac single stage converters
have been proposed and verified in the lighting and induction heating application in the
above-mentioned literature. However, no prior work has investigated the feasibility of a
single-stage transmitter in the WPT application.
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Fig. 2.27. The reported efficiency from the literature review.

(2). With the emerges of WBG power devices, designing the high efficiency and high
frequency (up to 13.56 MHz) resonant inverter with hundreds of volts bus voltage is
achievable [40]. When boost type PFC rectifier is implemented because of high PF and
low THD via simple control, the output voltage does not need to be stepped down to tens
of volts for the subsequent resonant inverter. Therefore, one step-down dc-dc stage can be
saved.
(3). The application of single transmitter with multiple receivers will be the direction
of the future consumer electronics WPT system. However, the WPT system with multiple
receivers significantly increases the system complexity. (1) The load condition is
complicated. The impedance of each is entirely different. And the required power of each
load is also not unique. (2) The system must have fast response to guarantee “drop and
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charge” for each device. As a result, the design consideration for the multiple receiver
application should focus on: the control of power flow and ensure the fast response to load
step changes.
This research focuses on the transmitter design. The efficiency and cost of the
transmitter are the main considerations. The efficiency and the number of power
semiconductors in the state-of-art 6.78 MHz transmitters within 100 W power range are
summarized in Fig. 2.29. In terms of efficiency, since extra PFC circuits are required for
the transmitter with larger than 75 W power level, the transmitter efficiency at lower power
application is generally higher than the ones’ at higher power application. In terms of cost,
the number of power semiconductors is used to estimate the cost, because the cost of
semiconductors that capable of switching at very high frequency is expensive. Table 2.5
breaks down the number and the price of semiconductors in the transmitter. According to
the values in Table 2.5, the total price of power semiconductors in the 6.78 MHz
transmitter is high. And it might take a large part of total converter cost. Thus using the
number of power semiconductors in the 6.78 MHz transmitter to compare the converter
cost among different transmitters is valid.
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Iin

Commercial AC/DC adapter

PFC

Vac

DC/DC

DC-DC (end-end)
Preregulator
DC/DC

DC/AC

Ip

Is

DC/DC

Fig. 2.28. Traditional WPT system in the consumer electronics application.

TABLE 2.5 NUMBER OF POWER SEMICONDUCTORS BREAK DOWN
Transmitters
#1
#2
#3
#4
#5
#6

6.78 MHz devices
1($2/each)
1($2.2/each)
2($2.3/each)
4($12/each)
6($--/each)
4 ($31/each)

Kilo herds devices
3($2.7/each)
3($2.7/each)
3($2.7/each)
0
4($--/each)
4($--/each)
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60Hz devices
0
0
0
4($--/each)
0
0

Total
4
4
5
8
10
8

4

Efficiency (%)

2

5

3
1

6

Without PFC

With PFC

Power (W)
(a) The efficiency of the state-of-art transmitter

Efficiency (%)

5
4

6

Without PFC

With PFC

3

2
1

Power (W)
(b) Number of power semiconductors in the state-of-art transmitter
Fig. 2.29. The state-of-art transmitter in the consumer electronics application.
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3

TWO-STAGE TRANSMITTER DESIGN

For multi-stage transmitter systems, even if each conversion stage exhibits low
component count, high efficiency, and high power density, when the overall transmitter is
evaluated, those achievements of the individual stage will be sabotaged.
In this chapter, a two-stage transmitter for the consumer electronics application (100
W) will be designed and implemented. The WPT system with this two-stage transmitter is
shown in
Fig. 3.1.This two-stage transmitter is designed to achieve:
(1) Obtain high power efficiency with less component count than the multiple stage
transmitter of the conventional approach.
(2) Achieve high PF and low THD of the input current
(3) Constant output current Ip for charging multiple devices.

3.1 Topology selection
3.1.1 Bridgeless PFC rectifier
As discussed in Section 2.2.1, the bridgeless PFC rectifier achieves high efficiency by
reducing the number of components in the current path. Several bridgeless PFC rectifier,
reviewed in Chapter 2 are summarized in TABLE 3.1. Based on the efficiency, THD, and
device count, the bridgeless Cuk, and totem-pole rectifier are selected as candidates for the
PFC stage.
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Two stage Transmitter
Vac

AC/DC
with
PFC

Receiver

Coils
Ip

Iin

Is

DC/AC

DC/DC

Fig. 3.1. WPT system with the two-stage transmitter.

TABLE 3.1 COMPARISON OF BRIDGELESS PFC RECTIFIER
Topologies

Po

η

device
counts

passive
counts

merits

limitations

Bridgeless
buck

700 W

96.4%

6

4

Simple

High THD
[163]
(43%)

Bridgeless
flyback

70 W

88%

6

2

Isolated

Need
snubber

[88]

High part
counts

[89]

Ref.

Bridgeless
SEPIC

60 W

96.7%

4

6

High
efficiency,
low THD

Bridgeless
Cuk

100 W

95.6%

4

3

Isolated

Need
snubber

[72]

2

High
efficiency,
PF, low
THD

High bus
voltage

[164]

Bridgeless
Boost

350 W

98.5%

4

52

A. Bridgeless Cuk PFC rectifier design
The bridgeless Cuk PFC is derived by integrating the boost PFC and LLC resonant
converter [72], as shown in Fig. 3.2. Lb is the boost inductor, S1 and S2 are connected in
back to back and form a bidirectional switch. Cr and Lr form a resonant circuit. S3 and S4
are used as the synchronous rectifier. At the positive ac input period, the switching cycle
can be separated into two periods. When S1 and S2 are turned on, Vac is applied to Lb
resulting in a linearly increasing boost current ILb. Meanwhile, S3 is turned on, and S4 is
off. So, Cr, Lr, S1, S2, and S3 form a resonant circuit. When the resonant current reaches
zero at ts, S1, S2 and S3 turn off, S4 turns on. Since at this time ir is zero, during this switching
transition, ir is forced to increase to ILb immediately. This fast transient results in a high
voltage across S1. A snubber circuit based on Zener diodes can be implemented to limit the
peak voltage [91]. The voltage ratio in this topology is:
𝑀=

𝑉𝑜
1
=𝑛
𝑉𝑖𝑛
1−𝐷

(3-1)

where n is the transformer turns ratio, D is the duty cycle of boost. As seen, the output
voltage is determined by n and D. Thus M can be designed less than 1. As a result, low
voltage stress can be applied to the subsequent inverter.
A paper design is conducted to investigate the feasibility of this topology for the twostage transmitter application. As shown in the 100 W design case in [72], the highest loss
results from hard switching in the devices. Thus CRM operated boost is implemented to
achieve ZVS operation. The design parameter are shown in Table 3.2.
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TABLE 3.2 DESIGN SPECIFICATION OF CUK RECTIFIER
Parameters
Vin

Values
120 V
100 W

Parameters
fs
fr

Values
100-700 kHz
350 kHz

Parameters
Lb
n

Values
103 μH
5 turns

Po
Vo

40 V

Lr

0.39 μH

S1/ S2

EPC 2025

Vs

200 V

Cr

0.53 μF

S3/ S4

EPC 2035

Cr1

Lb
Ib
Vac

EMI
filter

S1
Vsw
S2

Lr

N:1

Cr2
S4

Ir

Zd1

S3

Zd2

Fig. 3.2. Bridgeless Cuk PFC rectifier [72].
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Cdc

Ro

The device loss at 100 W is 1.5 W which is obtained from simulation with the actual
models of semiconductors. Substantial ringing on S1/ S2 is observed when they are turned
off, and the waveform is shown in Fig. 3.3. With the 200 V bus voltage design, 360 V peak
voltage is observed. This feature makes the implementation of EPC 2025 into this rectifier
impossible. So, a Zener snubber (Zd1 and Zd2) can be added as shown in the red box in
Fig. 3.2. Extra loss is expected from Zener diodes. In addition, the output capacitance of
Zd1and Zd2 will be added to the output of S1 and S2,that increases the effective Coss,
eventually requiring larger negative current for ZVS.
B. Bridgeless totem-pole rectifier design
The Totem-pole rectifier shown in Fig. 2.17 is evaluated next. Since the operation of
totem-pole rectifier has been reviewed in Section 2.2.1, this section only addresses the
design specification and results. The design parameters are shown in Table 3.3. The boost
inductor is the same as the design of bridgeless Cuk rectifier. CRM operation is also
implemented for ZVS operation. EPC 2025 is used for all the four devices S1-S4. The total
loss in those four devices is 0.4 W.
The comparison between Cuk rectifier and totem-pole rectifier is concluded in Table
3.4. Both of them have four active switches. S3 and S4 in both topologies can be replaced
by the diodes. The Cuk rectifier has a higher number of components. Ideally, the leakage
inductance of the transformer can be used as Lr, saving one component. The bridgeless Cuk
is isolated by the transformer while the totem-pole rectifier does not have this capability.
Thus, if the application requires insolation, the Cuk rectifier is superior. The voltage
regulation of the Cuk can achieve M<1. This feature increases the design flexibility of the
subsequent inverter stage.
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Vsw

ILb

Ir

Fig. 3.3. The main waveforms of bridgeless Cuk PFC rectifier in simulation.

TABLE 3.3 DESIGN SPECIFICATION OF TOTEM-POLE RECTIFIER
Parameters
Vin

Values
120 V

Parameters
fs

Values
100-700 kHz

Po

100 W

Lb

103 μH

Vs

200 V

S3/S4

EPC 2025

TABLE 3.4 THE COMPARISON BETWEEN THESE TWO TOPOLOGIES
Items

Semiconductor
counts

Total part
counts

Isolation

M=Vo/Vin

Cuk

4

9

Yes

n/(1-D)

Totem-pole

4

6

No

1/(1-D)

Items

Device loss

Voltage stress
on S1/S2

Voltage stress on the
subsequent stage

Design
complexity

Cuk

1.5 W

350 V

low

high

Totem-pole

0.5 W

200 V

high

medium
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For example, low voltage GaN devices can be implemented. The minimum output
voltage of a totem-pole rectifier is the peak value of input voltage. In practice, some design
margin has to be applied, resulting in higher output voltage. This high bus voltage limits
the choice of switching devices in the inverter. The loss in the devices is compared by
simulation. The Cuk rectifier has a higher loss due to large ringing occurring during the
turn off period of S1, S2, and S4. The voltage stress on S1 and S2 in the Cuk rectifier is much
higher than in the totem-pole rectifier. The Cuk rectifier has higher design complexity,
including the resonant tank design and transformer design. Those design parameters are
only used for the topology comparison and might be different from the final design. But
still, consider these design parameters are valid. The input voltage is 120 V/rms, then the
smallest bus voltage is 170 V. Due to huge voltage spike during turn off in the bridgeless
Cuk rectifier, the design of high bus voltage should be avoided. Thus, 200 V is chosen. 50
V output voltage of bridgeless Cuk is selected because this value is usually used as the
input voltage of the subsequent resonant inverter.
According to this comparison, the totem-pole rectifier is chosen for the two-stage
transmitter for the following reasons:


It has low part counts, lower device loss, and low voltage stress.



With the new GaN devices, the subsequent inverter stage can operate at high

voltage and high frequency with low loss.


This WPT system is aimed at the multiple devices charging application. The

transmitter and coil are supposed to be installed under the table or in the wall. Thus the
isolation is not required.
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3.1.2 The selection of high frequency inverter
In the literature review, the high frequency resonant inverter topologies have been
reviewed. The comparison among class D (half-bridge and full bridge inverter) and the
class E inverter is concluded in TABLE 3.5.
The full bridge inverter has the highest number of components. Hence it potentially
increases the overall cost and volume of the system. The device voltage stress is equal to
the bus voltage. The inverter output voltage swings between –Vbus and + Vbus. The duty
cycle of two-phase legs and the phase shift between the two legs can be used to control the
output voltage/current/power.
The half-bridge inverter is comprised of two active switches. Thus it has a lower cost
compared to full bridge inverter. Since it needs two capacitors between bus to the ground
to block the dc component for the output, the size is not necessarily small. The voltage
stress on the devices is equal to Vbus. The inverter output voltage swing between – Vbus /2
to + Vbus /2 at 50% duty cycle. If the switching frequency is fixed, then only the duty cycle
of the single-phase leg is used for the output regulation.
The class E inverter has the lowest active switch count. So it has the lowest cost
compared to the other two. However, due to its resonant operation, the device voltage and
current stress are much higher than the class D inverter, which threatens the reliability of
the device. In order to ensure the circuit reliability when implemented in a WPT system, a
switch with a maximum voltage rating of at least four times the input voltage may be
required. Therefore, the class-E inverter is suitable for low power and low voltage systems
[165, 166]. This comparison is concluded in TABLE 3.5.
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TABLE 3.5 COMPARISON OF CLASS E AND CLASS D AMPLIFIER
Po
Number of switches

Class E
1

Half-bridge
2

Full bridge
4

Voltage stress on the switches

3.56 Vbus

Vbus

Vbus

Peak value of Vab

3.56 Vbus

0.5 Vbus

Vbus

According to this comparison, the full bridge resonant inverter is selected for the twostage transmitter for several reasons:


The voltage stress on the devices is small compared to class E inverter.



For the same amount of power and bus voltage, the current flow through devices

and output current is smaller than a half-bridge inverter.


Full bridge inverter can achieve lower harmonic output voltage than a half-bridge

inverter.

3.2 The design of Totem-pole rectifier
Fig. 3.4 shows the two-stage transmitter, including a bridgeless totem pole rectifier and
high frequency full bridge resonant inverter. Components Lb and S1 ~ S4 comprise the frontend bridgeless rectifier which converters utility ac input to a desired DC bus voltage. S1
and S2 switch at high frequency, while S3 and S4 switch at line frequency. MOSFETs S5~S8
form a full bridge inverter operating at 6.78 MHz to generate the ac output. Lr and Cr are
tuned to a 6.78 MHz resonant frequency.
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PFC Rectifier ZVS Tank High Frequency Inverter ZVS Tank
S1
Lb
ILb

S3
A
B

S2

Iinv
Zinv

S4

C1
Laux1

S5
C

Iaux1
C2

Lr Cr Lf1
Cf

S7
D

Zinv

S6

S8

Iinv

Lf2

Cp Ip
Zpa

C3

LP

k

Laux2
Iaux2
C4

Is CS
LS

ZL

IMN
Fig. 3.4. Two-stage converter for wireless power transfer transmitter.

An equivalent circuit of the impedance loading the inverter, Zinv, is given in Fig. 3.4. It
is comprised of a resonant tank (Lr and Cr), an IMN (Lf1, Lf2 and Cf), a series-series (SS)
compensation network, the two WPT coils, and the equivalent load impedance of receiver
ZL. The IMN is designed to convert the voltage source at the output of the inverter (Vab) to
a constant current source at the output of transmitter (IP). This constant current feature is
to ensure a smooth dynamic transition when load change in the multiple receiver
application.
Laux1, C1 and C2 are the ZVS tank to help S5 and S6 achieve soft switching. Laux2, C3 and
C4 have the same purpose for S7 and S8.
3.2.1 The operation of Totem-pole rectifier with CRM
The schematic of the totem-pole rectifier and the waveform of a switching cycle at
positive half line period is shown in Fig. 3.5. To implement ZVS operation, CRM is used
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in this totem-pole rectifier. The waveform of one switching cycle at positive half line period
is shown in Fig. 3.5, where S4 is always on. The one switching cycle Ts is divided into five
stages.
Assume the input voltage is:
𝑉𝑖𝑛 (𝑡) = 𝑉𝑚 ∙ 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)

(3-2)

When S1 turns off, the negative inductor current ILb starts to discharge the output
capacitor of S2 and charge the Coss of S1, resulting VA resonates from Vbus to zero. Then S2
achieves zero voltage turn on at t1. As long as S1 is on, ILb increases linearly. The increase
in inductor current is,
𝛥𝐼𝐿𝑏 =

𝑉𝑖𝑛 ∙ 𝑇𝑜𝑛
𝐿𝑏

(3-3)

At t2, S1 turns off. At this time, ILb is at the positive peak value and starts to charge the
output capacitor of S2 and bring VA to Vbus. At t3, S1 is turned on at zero voltage. Then the
inductor current starts to decrease linearly.
𝛥𝐼𝐿𝑏 =

(𝑉𝑏𝑢𝑠 − 𝑉𝑖𝑛 ) ∙ 𝑇𝑜𝑓𝑓
𝐿𝑏

(3-4)

The switching frequency fs is:
𝑓𝑠 =

1
𝑉𝑖𝑛 ∙ (𝑉𝑏𝑢𝑠 − 𝑉𝑖𝑛 )
=
𝑇𝑜𝑛 + 𝑇𝑜𝑓𝑓
𝐿𝑏 ∙ 𝑉𝑏𝑢𝑠 ∙ 𝛥𝐼𝐿𝑏

(3-5)

The resonant periods will be discussed in the following section. They are ignored in
this section for simplicity. Then
𝛥𝐼𝐿𝑏 = 2𝐼𝑖𝑛 (𝑡) =

2𝑃𝑖𝑛
∙ 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
𝑉𝑚

(3-6)

𝑉𝑖𝑛 (𝑡) ∙ 𝑇𝑜𝑛
2𝐿𝑏

(3-7)

Combine (3-2) into (3-6), then
𝐼𝑖𝑛 (𝑡) =
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If Ton is a constant value, then Iin follows Vin well. Therefore, high power factor can be
obtained by this CRM operation.
The switching frequency fs is derived:
𝑉𝑖𝑛
2
1
𝑉𝑚2 ∙ (𝑉𝑏𝑢𝑠 − 𝑉𝑖𝑛 ) 𝑉𝑚 ∙ (1 − 𝑉𝑏𝑢𝑠 )
𝑓𝑠 =
=
=
𝑇𝑜𝑛 + 𝑇𝑜𝑓𝑓
2𝐿𝑏 ∙ 𝑉𝑏𝑢𝑠 ∙ 𝑃𝑖𝑛
2𝐿𝑏 ∙ 𝑃𝑖𝑛

(3-8)

It changes along the input line voltage, as shown in the
Fig. 3.6. When the input voltage is near zero, fs reaches the peak value, while it has the
lowest value at the peak of the input voltage. This frequency curve can be used to guide
the design for Lb. As seen, larger inductance leads to a lower frequency. This is determined
by the design target. To pursue high power density converter, relatively high fs, and small
Lb should be chosen. The reason is that high fs helps reduce the volume of passives, while
passives take the largest space in a converter.
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Fig. 3.5. Totem-pole rectifier and the waveform.
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Fig. 3.6. fs change along with line period in CRM.
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3.2.2 ZVS condition for CRM totem-pole rectifier
Even if CRM is implemented in the rectifier, ZVS cannot be maintained over the whole
line period. The reason will be discussed next. State plane analysis [14] is applied to
analyze resonant behavior during the dead time of S1 and S2 and to derive the necessary
conditions for ZVS across the line period, as shown in Fig. 3.7. Ir is the inductor current
during the dead time. Ir is normalized as Jr (Jr = Ir / Ibase, Ibase= Vbase / R0, R0=(Lb/Coss)0.5 ),
and Vds is normalized as Msw (Msw= Vds/ Vbus) in this state plane. M is the normalized DC
source, M= Vin/ Vbus.
When Vin =0.5Vbus, if the initial current of Ir is zero, then it just satisfies the ZVS
condition. As shown in the green curve, Vds of the main switch resonates from Vbus to zero.
When Vin ≤ 0.5Vbus, with zero initial current, Vds resonates to zero with less time. Under
this condition, there is extra resonant current that results in extra conduction loss. In
addition, it increases the THD of the input current. When Vin ≤ 0.5Vbus, with zero initial
current, Vds cannot resonate to zero, as shown in the purple curve. In this case, the main
switch experiences hard switching. Fig. 3.8 shows the ZVS region and non-ZVS region
within one line cycle according to this analysis.
A negative initial current Ir0 is needed when Vin > 0.5Vbus to maintain ZVS operation,
as shown in Fig. 3.9. Jr0 is the normalized value of Ir0.
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M 0.5
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Msw

0

Hard switching
Boundary
ZVS
Fig. 3.7. The trajectory of resonance for the CRM with different Mn.

Vin
0.5Vbus

t

-0.5Vbus
VA
ZVS

ZVS

Nonzvs

Nonzvs

ZVS

Fig. 3.8. Natural ZVS region and non-ZVS region in a line cycle with CRM.
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Jr

1

0

Msw

Jr0
Fig. 3.9. Initial current Jr0 for ZVS when Vin is larger than 0.5Vbus.

Ir0 is obtained by solving the state plane.
𝐼𝑟0 = 𝑉𝑏𝑢𝑠 √

𝐶𝑒𝑞 2𝑉𝑖𝑛
(
− 1)
𝐿𝑏 𝑉𝑏𝑢𝑠

(3-9)

Ir0 depends on Vin, Vbus, Lb and the equivalent output capacitance Ceq of MOSFETs S1
and S2. 𝐶𝑒𝑞 = 𝑉

1

𝑏𝑢𝑠

𝑉𝑏𝑢𝑠

∫0

𝐶(𝑣)𝑑𝑣, 𝐶(𝑣)is got from the Coss vs Vds curve in the datasheet.

The required initial current varies along the line period according to (3-9).
Various methods of simplification have been implemented to facilitate an embedded
implementation. In [8], [10], [15], Ir0 as a function of Vbus, Vin(t), Lb and Ceq is precalculated, then stored as Look-Up-Table (LUT) in a digital signal processor (DSP).
However, this method limits the resolution of operation points. Ir0, the minimum initial
negative current for ZVS, changes along with the input voltage. Real-time calculation
causes heavy calculation burden in the digital controller. To simplify the implementation
of Ir0, a constant negative reference current Iref along the line cycle is used in this work.
According to the analysis above, when the input voltage reaches the peak value Vm,
switches need largest negative current to discharge/charge the capacitor. Thus, Iref is
selected according to the required minimum negative current when Vin = ±Vm,
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𝐶𝑒𝑞 2𝑉𝑚
𝐼𝑟𝑒𝑓 = 𝑉𝑏𝑢𝑠 √
(
− 1)
𝐿𝑏 𝑉𝑏𝑢𝑠

(3-10)

3.2.3 Control implementation and THD reduction
The sensing circuit and control scheme is shown in Fig. 3.10(a). An outer voltage
control loop regulates the bus voltage using a PI controller. An inner current control loop
regulates instantaneous inductor current to achieve CRM operation. Sensed inductor
current (Isen) during the Toff period is measured from a sensing resistor Rf placed in the
rectifier return path.
Fig. 3.10(b) gives select time domain waveforms describing the current control
operation, where Gs1 and G s2 are the logic-level switching signals for each device. During
the positive half of the line cycle, S3 is held on; M1 and M2 are switched with variable
frequency in CRM. A comparator between Rf Isen and Rf Iref determines the falling edge of
GS1. Rf Iref is set to a value less than zero to ensure ZVS is achieved. As discussed before,
PLL is implemented to sense input voltage. Accurate zero crossing detection is critical to
ensure that no current spike occurs during the transition of input voltage polarity changing.
From Fig. 3.10(b), there is resonant behavior on inductor current ILb during dead time
dt. Because of this resonant behavior, the negative peak current Ir is present during the
switching dead time. Especially when Vbus>>Vin(t) , this negative current is significant if a
constant dead time is implemented.

The extra resonant current Ir, alter the input

impedance, resulting in distortion of the input current. Fig. 3.11 shows the distorted input
current Iindis which should be sinusoidal for unity PF as shown by Iin_ideal. As seen, near the
voltage zero-crossing, this distorted current becomes more obvious and results in increased
THD of the input current.
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ΔTon compensation is introduced in this work to reduce THD of the input current.
Constant Ton control based on voltage feedback and variable ΔTon compensation for THD
improvement based on line frequency is implemented. This proposed method has the only
moderate computational burden and can be implemented in a general DSP.
According to the analysis addressed above, the negative current Ir needs to be
compensated.
𝐶𝑒𝑞
𝐼𝑟 = √
∙ [2𝑉𝑏𝑢𝑠 ∙ (𝑉𝑚 − 𝑉𝑖𝑛 ) + 𝑉𝑖𝑛 2 ]
𝐿𝑏

(3-11)

The required additional on-time compensation is
∆𝑇𝑜𝑛 =

𝐿𝑏 ∙ 𝐼𝑟
𝑉𝑖𝑛

(3-12)

Fig. 3.12 shows the effect of Ton compensation on inductor current. The offset Ir is
canceled out. Thus, the rectifier input impedance is able to maintain resistive behavior
necessary for inherent PFC. Then the ideal input current curve, is shown as a green curve
in Fig. 3.11, will be achieved.
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Fig. 3.10. Totem-pole rectifier in CRM.
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Fig. 3.11. Input current and inductor current with negative current extension for ZVS.
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Fig. 3.12 ΔTon compensation for THD improvement.
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3.2.4 The current spike issue at the input voltage zero cross
When the input voltage near zero cross point, if S3 and S4 cannot turn on/off precisely
with the input voltage zero-crossing, there will be a current spike, as shown in Fig. 3.13.
The suppression of the inductor current spike near input voltage zero crossings is a
challenge in totem-pole rectifier design. Efforts have been made to discuss this issue and
propose solutions. In [16], several control schemes are proposed to adjust switching ontime and frequency near the zero crossing to reduce the current spike issue. However, these
control schemes are complicated for practical implementation.
Fig. 3.14 shows the root cause of this issue. Fig. 3.14(a) and (b) present the status of
the switches at the positive line period. S3 remains off while S4 stays on. When S2 turns on,
the voltage on the inductor is VL=Vin, the inductor current increase linearly. When S1 is on,
VL = Vbus - Vin, the inductor current decreases linearly. The issue will occur when input
voltage crosses zero and changes from positive to negative as shown in Fig. 3.14(c) and
(d). At this exact point, S4 should be turned off, and S4 turned on. However, there are much
reasons that might cause S3 and S4 to miss the right time for switching. First, the zero cross
point of the input voltage may not be sensed correctly due to noise in the sensing circuit.
This noise would be significant near the voltage zero-crossing points since the useful signal
is too small. Second, a delay occurs in the sensing and control circuit. When the input
voltage becomes negative, if S4 still keeps on, there will be a large inductor current. When
S1 turns on, VL = Vin +Vbus, which is larger compared to the normal value, either Vin or Vbus
- Vin. This increased VL, brings in current spike, as shown in Fig. 3.14(d).
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Fig. 3.13. Current spike issue near input voltage zero cross point.
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Fig. 3.14. Totem-pole rectifier in CRM.
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Rload

A phase-locked loop (PLL) is implemented to sense the input voltage and achieve
accurate zero crossing detection, therefore increasing the sensing accuracy of the input
voltage zero cross point. With input voltage angle information from the PLL, the error in
zero crossing point detection is minimal, allowing near-synchronous switching when the
input voltage changes polarity. In addition, S2 is designed to remain on for few switching
cycles when the input voltage switches polarity from positive to negative, as shown in
Fig. 3.15. When the polarity of input voltage changes from negative to positive, S1 holds
off for a few switching cycles.

3.3 Full bridge resonant inverter
3.3.1 Inverter operation
Following the PFC stage, the second stage high frequency resonant inverter is
implemented using a conventional full bridge inverter, 6.78 MHz resonant tanks, and an
output filter. The full bridge inverter operates at the 6.78 MHz switching frequency, 50%
duty cycle, and 180° phase shift. The gate control signals for S5~S8, switching node voltage
VCD, and inverter output current IZinv (assuming a purely resistive load) are shown in
Fig. 3.16.
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Vin
Fig. 3.15. Suppression of the current spike.
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Fig. 3.16. Full bridge operation waveforms.
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Laux2
Iaux2
C4

3.3.2 ZVS tank design
Because S5~S8 operate at 6.78 MHz with large bus voltage, any loss of ZVS will result
in significant switching loss. A resonant tank is used to ensure soft switching. The tank
circuit and auxiliary current waveforms are shown in Fig. 3.17. This ZVS tank provides
enough energy to discharge output capacitors of MOSFETs during dead time dt, thus
obtaining ZVS. So, dead time and ZVS tank are design values interactional design
variables. Higher energy stored in ZVS tank reduces discharge time, decreasing the
required deadtime. However, with the same current, high energy in ZVS tank indicates
either larger auxiliary current or larger inductance that would bring in larger conduction
loss. Longer deadtime helps reduce conduction loss but reduces the power delivered to the
output simultaneously. Thus, based on equivalent output capacitance of MOSFETs, rated
bus voltage, switching frequency and duty cycle, dead time and ZVS tank are adjusted to
obtain the highest efficiency at full power.

Vbus
Switching node
Laux
(C, D)

Iaux

GS5

GS6

C

GS7
GS8
Iaux1
Iaux2

C

dt

Fig. 3.17. ZVS tank and waveforms.
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Ts

dt

3.3.3 Device selection
Since soft switching is employed in this high frequency resonant inverter, the soft
switching figure of merit (FOM) has been used to assess available devices [167]. In the
ZVS operation, the output charge Qoss can be recovered. However, Qoss determines the
amplitude of the required circulating current. Higher Qoss requires higher current. So, the
FOM of the soft switching can be used to assess available the device.
𝐹𝑂𝑀 =

1
𝑅𝑜𝑛 ∙ 𝑄𝑜𝑠𝑠

(3-13)

In this work, seven devices including 4 Si FETs and 3 GaN FETs, are compared for
device selection.
Fig. 3.18 shows the Coss curves from the datasheets. Two Si devices (STD7N65M2 and
TK5P60W) are out of the plot range. Thus they are not shown in the figure. Fig. 3.19 shows
the devices with Ron and the Qoss. Table 3.6 gives the equivalent capacitance based on
charge CeqQ, Qoss, Ron and FOM of the seven devices based on 200 V voltage which is the
bus voltage of the inverter.
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Coss (pF)

VDS (V)

Qoss (nC)

Fig. 3.18. Coss curves vs Vds.

Ron (ohm)
Fig. 3.19. FOM of five candidates.
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TABLE 3.6 DEVICES COMPARISON AT VDS=200 V
Devices
TPH3002LD
GS66502B
NV6163
IPN60R1K5CE
IPN60R600P7S
STD7N65M2
TK5P60W

Technology CeqQ (pF)
GaN
103
GaN
52.2
GaN
71
Si
73.8
Si
198
Si
1651
Si
3156

Qoss (nC)
20.5
10.4
14.3
14.8
39.5
330
631

Ron(mΩ)
0.29
0.2
0.135
1.5
0.6
1.15
0.77

FOM
0.17
0.48
0.52
0.045
0.04
0.003
0.002

As shown, GS66502B and NV6131 have competitive FOM. NV6131 has lower Ron
and GS66502B has smaller Qoss. The selection of device should be determined by the
specific design. If the current conducted in the devices is quite large, and the switching
frequency or/and the voltage is low, then the device with small Ron should be adopted. So,
loss model should be built to guide the selection of devices.

3.4 Impedance matching network for constant current output behavior
The design of the IMN is investigated for the two-stage transmitter application. The
targets of this IMN include:


Provide low reactive power, and be insensitive to the coupling coefficient change

and load change.


Provide constant current for multiple receiver application.



Suppress harmonic current

3.4.1 Basic compensation network
In this section, these four basic networks are investigated for the IMN design.
A. SS compensation network
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Fig. 3.20 shows the SS compensation circuit, where Rp and Rs are the ESR of the
transmitter coil and receiver coil respectively. The impedance of receiver is Zs
𝑍𝑠 = 𝑗𝜔𝐿𝑠 +

1
+ 𝑅𝑠 + 𝑍𝐿
𝑗𝜔𝐿𝑠

(3-14)

If Zs is reflected to the transmitter side, the equivalent load impedance of transmitter is
𝑍𝑝𝑎 = 𝑗𝜔𝐿𝑝 +

1
(𝜔𝑀)2
+ 𝑅𝑝 +
𝑗𝜔𝐶𝑝
𝑍𝑠

(3-15)

If Ls and Cs are chosen such that
𝑓𝑠 =

1

(3-16)

2𝜋√𝐿𝑠 𝐶𝑠

Assume Rs=Rp≈0. Then (3-15) becomes
𝑍𝑝𝑎 = 𝑗𝜔𝐿𝑝 +

1
(𝜔𝑀)2
+
𝑗𝜔𝐶𝑝
𝑍𝐿

(3-17)

The selection of compensation is determined by the application and the specific
requirements. To get zero phase angle at the output of the transmitter is one design
approach for minimizing reactive power rating. In this case, the primary capacitance is
deliberately designed to compensate both the primary self-inductance and the reflected
impedance. This forces the zero phase angle frequency of the load model to equal the
secondary resonant frequency. The zero phase angle analysis for Zpa is based on the
resistive load ZL.
To get zero phase angle, the compensation capacitor of transmitter Cp is
𝐶𝑝 =

𝐿𝑠 𝐶𝑠
𝐿𝑝

(3-18)
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Fig. 3.20. SS compensation network.
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Fig. 3.21. M model of SS circuit.
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According to (3-18), Cp is independent of mutual inductance and load. Therefore, SS
is not sensitive to the load and coupling coefficient. It is widely used in these areas that
experience dynamic load changing or/and position changing due to this feature.
Fig. 3.21 shows the M model of SS compensation network. Then receiver output
current Is is:
𝐼𝑠 = 𝑗

𝑉𝑖𝑛
𝜔𝑀

(3-19)

Is is load independent. Considering a fixed M, Is will be a constant current source.
B. SP compensation network
Fig. 3.22 shows the SP compensation circuit. The impedance of receiver is Zs
𝑍𝑠 = 𝑅𝑠 + 𝑗𝜔𝐿𝑠 +

𝑍𝐿
1 + 𝑗𝜔𝐶𝑠 𝑍𝐿

(3-20)

The equivalent load impedance of the transmitter is
𝑍𝑝𝑎

1
(𝜔𝑀)2
= 𝑗𝜔𝐿𝑝 +
+ 𝑅𝑝 +
𝑗𝜔𝐶𝑝
𝑍𝑠

(3-21)

Considering Rs=Rp≈0, Zs is simplified to:

𝑍𝑠 =

𝑍𝐿 + 𝑗𝜔[𝐶𝑠 𝑍𝐿2 + 𝐿𝑠 + 𝐿𝑠 (𝜔𝐶𝑠 𝑍𝐿 )2 ]
1 + (𝜔𝐶𝑠 𝑍𝐿 )2

(3-22)

According to (3-22), Zs must be inductive if ZL is a pure resistor. If the resonant
frequency of Ls and Cs is fs, Zs becomes:
𝑍𝑠 =

𝑍𝐿 + 𝑗𝜔𝐿𝑠
1 + (𝜔𝐶𝑠 𝑍𝐿 )2

Zpa is then:

82

(3-23)

𝑍𝑝𝑎 = 𝑗𝜔𝐿𝑝 +

1
(𝜔𝑀)2 (1 + 𝑗𝜔𝐶𝑠 𝑍𝐿 )
+
𝑗𝜔𝐶𝑝 𝑗𝜔𝐿𝑠 − 𝜔2 𝐶𝑠 𝐿𝑠 𝑍𝐿 + 𝑍𝐿

1
(𝜔𝑀)2 (1 + 𝑗𝜔𝐶𝑠 𝑍𝐿 )
= 𝑗𝜔𝐿𝑝 +
+
𝑗𝜔𝐶𝑝
𝑗𝜔𝐿𝑠
= 𝑗𝜔𝐿𝑝 − 𝑗

(𝜔𝑀)2 (𝜔𝑀)2 𝐶𝑠 𝑍𝐿
1
−𝑗
+
𝜔𝐶𝑝
𝜔 𝐿𝑠
𝐿𝑠

(3-24)

(3-25)

(3-26)

To achieve a unity power factor of transmitter output current, the compensation
capacitance at the transmitter side should be
𝐶𝑠 𝐿2𝑠
𝐶𝑝 =
𝐿𝑠 𝐶𝑠 − 𝑀2

(3-27)

Cp is related to the mutual inductance. When the coupling coefficient changes, the
resonant frequency also changes. Zpa changes along with M2, thus SP is sensitive to variable
position (misalignment).
Fig. 3.23 shows the M model of SP compensation network. When Cp satisfies (3-27) ,
Ip is:
𝐼𝑝 =

𝑉𝑖𝑛 𝐿2𝑠
𝑀2 𝑍𝐿

(3-28)

The secondary circuit can be simplified as Fig. 3.24. The load voltage Vo is
𝑉𝑜 = 𝑗𝜔𝑀

𝑉𝑖𝑛 𝐿2𝑠
𝑉𝑖𝑛 𝐿𝑠
∙ 𝑍𝐿 =
2
𝑗𝜔𝐿𝑠 𝑀 𝑍𝐿
𝑀

(3-29)

As seen, the output voltage is independent of load ZL. The secondary acts as a voltage
source.
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Fig. 3.22. SP compensation network.
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Fig. 3.23. M model of SP circuit.
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Fig. 3.24. The equivalent circuit of the secondary side.
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C. PS compensation network
Fig. 3.25 shows the PS compensation circuit. The impedance of receiver is Zs
𝑍𝑠 = 𝑗𝜔𝐿𝑠 +

1
+ 𝑅𝑠 + 𝑍𝐿
𝑗𝜔𝐶𝑠

(3-30)

The equivalent load impedance of the transmitter is
1

𝑍𝑝𝑎 =

1
𝑅𝑝 + 𝑗𝜔𝐿𝑝 +

(3-31)

(𝜔𝑀)2

𝑅𝑠 + 𝑍𝐿 + 𝑗𝜔𝐿𝑠 +

+ 𝑗𝜔𝐶𝑝
1
𝑗𝜔𝐶𝑠

The resonant frequency of Ls and Cs is fs, then
(3-32)

𝑍𝑠 = 𝑍𝐿
Furthermore, Zpa is
𝑍𝑝𝑎 =

=

1
1
+ 𝑗𝜔𝐶𝑝
(𝜔𝑀)2
𝑗𝜔𝐿𝑝 + 𝑍
𝐿

𝑗𝜔𝐿𝑝 𝑍𝐿 + (𝜔𝑀)2
𝑍𝐿 − 𝜔 2 𝐿𝑝 𝐶𝑝 𝑍𝐿 + 𝑗𝜔𝐶𝑝 (𝜔𝑀)2

[𝑗𝜔𝐿𝑝 𝑍𝐿 + (𝜔𝑀)2 ] ∙ [𝑍𝐿 − 𝜔2 𝐿𝑝 𝐶𝑝 𝑍𝐿 − 𝑗𝜔𝐶𝑝 (𝜔𝑀)2 ]
=
(𝑍𝐿 − 𝜔 2 𝐿𝑝 𝐶𝑝 𝑍𝐿 )2 + (𝜔𝐶𝑝 (𝜔𝑀)2 )2

𝑗𝜔𝐿𝑝 𝑍𝐿 (𝑍𝐿 − 𝜔2 𝐿𝑝 𝐶𝑝 𝑍𝐿 ) − 𝑗𝜔𝐶𝑝 (𝜔𝑀)4 + (𝑍𝐿 − 𝜔2 𝐿𝑝 𝐶𝑝 𝑍𝐿 )(𝜔𝑀)2 + 𝜔2 𝐶𝑝 𝐿𝑝 𝑍𝐿 (𝜔𝑀)2
=
(𝑍𝐿 − 𝜔 2 𝐿𝑝 𝐶𝑝 𝑍𝐿 )2 + (𝜔𝐶𝑝 (𝜔𝑀)2 )2

(3-33)

(3-34)

(3-35)

(3-36)

To get zero phase angle of the transmitter output current, Cp is derived according to
𝑗𝜔𝐿𝑝 𝑍𝐿 (𝑍𝐿 − 𝜔2 𝐿𝑝 𝐶𝑝 𝑍𝐿 ) − 𝑗𝜔𝐶𝑝 (𝜔𝑀)4 = 0
Then
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(3-37)

𝐿𝑝 𝑍𝐿2
𝐿𝑝 𝑍𝐿2
𝐶𝑝 = 2 2 2
=
𝐿𝑝 𝑍𝐿 𝜔 + (𝜔𝑀)4 𝐿2𝑝 𝑍𝐿2 𝐶𝑠 𝐿𝑠 + 𝐿2𝑠 𝐶𝑠2 𝑀4

(3-38)

The achievement of the unity phase angle of PS is related to the variable mutual
inductance and load. But it is less sensitive than SP according to (3-36). Another limitation
of PS is that it requires the current source to drive it. From the schematic, if placing a
voltage source parallel with Cp, then the paralleled resonant tank Lp and Cp are considered
as an open circuit.

Cs

Vin

Zpa

Ip

Cp

Lp

Ls

Rp

Is
Zs

ZL

Rs

Fig. 3.25. PS compensation network.

D. PP compensation network
Fig. 3.26 shows the PS compensation circuit. The impedance of receiver is Zs
𝑍𝑠 = 𝑅𝑠 + 𝑗𝜔𝐿𝑠 +

𝑍𝐿
1 + 𝑗𝜔𝐶𝑠 𝑍𝐿

(3-39)

The equivalent load impedance of the transmitter is
1

𝑍𝑝𝑎 =

1
𝑅𝑝 + 𝑗𝜔𝐿𝑝 +

(3-40)

(𝜔𝑀)2

𝑅𝑠 + 𝑗𝜔𝐿𝑠 +

𝑍𝐿
1 + 𝑗𝜔𝐶𝑠 𝑍𝐿

The resonant frequency of Ls and Cs is fs, then
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+ 𝑗𝜔𝐶𝑝

𝑍𝑠 =

𝑍𝐿 + 𝑗𝜔𝐿𝑠
1 + (𝜔𝐶𝑠 𝑍𝐿 )2

(3-41)

Furthermore, Zpa is
1

𝑍𝑝𝑎 =

(3-42)

1

𝑗𝜔𝐿 (𝜔𝑀)2
𝑗𝜔𝐿𝑝 + 1 +𝑠𝑗𝜔𝐶 𝑍
𝑠 𝐿

+ 𝑗𝜔𝐶𝑝

To get zero phase angle of transmitter output current,
𝐶𝑝 =

(𝐿𝑃 𝐿𝑠 − 𝑀2 )𝐶𝑠 𝐿2𝑠
𝑀2 𝐶𝑠 𝑍𝐿
𝐿𝑠

(3-43)

+ ( 𝐿𝑃 𝐿𝑠 − 𝑀 2 ) 2

The same as PS, PP can only be driven by a current source.
From the analysis, SS compensation network is the most insensitive to the load and
coupling coefficient for unity phase angle requirement (low reactive power). It is beneficial
for the application where load or the coupling coefficient frequently changes.

Cp
Vin

Ip

Zpa

Is

Lp
Rp

Ls ZsCs
Rs

Fig. 3.26. PP compensation network.
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ZL

3.4.2 Multiple receivers charging application
In the application of single transmitter charging n receivers simultaneously, the receiver
coil is significantly smaller than the transmitter coil, resulting in loose coupling. The
coupling coefficient k is typically less than 0.5 [16]. Fig. 3.27(a) gives the simplified circuit
of a multi-receiver resonant WPT system with series-series (SS) compensation. The
relationships between Vpa and the coil currents (Ip, Isi, i=1..n) is given by
𝑅𝑝
𝑉𝑝𝑎
𝑗𝜔𝑀
𝑝_𝑠1
[ 0 ]=
⋮
⋮
0
[𝑗𝜔𝑀𝑝_𝑠𝑛

𝑗𝜔𝑀𝑝_𝑠1
𝑅𝑠1 + 𝑍𝐿1
⋮
𝑗𝜔𝑀𝑠1_𝑠𝑛

… 𝑗𝜔𝑀𝑝_𝑠𝑛
𝐼𝑝
… 𝑗𝜔𝑀𝑠1_𝑠𝑛 𝐼𝑠1
[ ]
⋮
⋮
⋮
… 𝑅𝑠𝑛 + 𝑍𝐿𝑛 ] 𝐼𝑠𝑛

(3-44)

Considering no overlap among the receivers, the mutual couplings within RXn are
negligible. With Msi_sj=0, (i,j=0..n), (3-44) is
𝑅𝑝
𝑉𝑝𝑎
𝑗𝜔𝑀𝑝_𝑠1
[ 0 ]=
⋮
⋮
0
[𝑗𝜔𝑀𝑝_𝑠𝑛

𝑗𝜔𝑀𝑝_𝑠1
𝑅𝑠1 + 𝑍𝐿1
⋮
0

… 𝑗𝜔𝑀𝑝_𝑠𝑛
𝐼𝑝
…
0
𝐼
[ 𝑠1 ]
⋮
⋮
⋮
… 𝑅𝑠𝑛 + 𝑍𝐿𝑛 ] 𝐼𝑠𝑛

(3-45)

(3-45) is solved for Zpa, which is the equivalent load of the transmitter. Zpa is the sum
of n reflected loads of the n receiver side Zp_sn=ω2M2p_sn/(Rsn+ZLn). According to (3-46),
Zp_si are placed in series as shown in the Fig. 3.27(b). If the output current of transmitter Ip
remains constant, the power delivered to each load is independent of the presence or
loading conditions of other receivers. Therefore, constant output current behavior is
superior to voltage source behavior in this multiple receiver application.
𝑍𝑝𝑎 =

2
𝜔2 𝑀𝑝_𝑠1
𝜔2 𝑀𝑝2𝑠𝑛
𝑉𝑝𝑎
= 𝑅𝑝 +
+ ⋯+
= 𝑅𝑝 + 𝑍𝑝_𝑠1 + ⋯ + 𝑍𝑝_𝑠𝑛
𝐼𝑝
𝑅𝑠1 + 𝑍𝐿1
𝑅𝑠𝑛 + 𝑍𝐿𝑛
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(3-46)
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CS1

RX1

LS1

ZL1

Ip

Lp

Msi_sj≈ 0

...

Vpa

RXn

CSn

Zpa

ZLn

LSn

TX

(a)
Cp

Lp

LS1
Ip

TX

jwMp_s1·Ip

...

Zpa

...

Vpa

Zp_s1

Zp_sn

CS1

LSn

jwMp_sn·Ip

RX1
ZL1

CSn

RXn
ZLn

(b)
Fig. 3.27. The equivalent circuit of a single transmitter with multiple receivers.
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3.4.3 IMN design for the constant output current behavior
According to section 3.4.1, the compensation network will be designed based on SS
network as shown in Fig. 3.28. Cs and Ls are designed to resonate at 6.78 MHz, same as
Cp and Lp. Under this condition, if ZL is a resistive load, ZPa will always be resistive. When
reflecting the primary side, the output network of the transmitter is simplified as
Fig. 3.29(a). In practice, in order to suppress common mode noise from the asymmetric
circuit, all of these components in the IMN are split into two identical ones as shown in
Fig. 3.29(b), where Lx_1=Lx_2=0.5 Lx, Cx_1=Cx_2=2 Cx.
According to section 3.4.2, the constant current behavior is preferred at the output of
the transmitter. To obtain constant Ip, the basic compensation network is not enough.
Therefore, another network including resonant tank Lr and Cr, a T-type filter Lf1, Lf2, Cf are
added. In this section, the compensation network indicates SS network, and IMN refers to
the Lr, Cr, Lf1, Lf2 and Cf.
According to KVL and KCL, the inverter output impedance Zinv is
𝑍𝑖𝑛𝑣 =

(𝑍𝑝𝑎 + 𝑍𝑙𝑓2 )𝑍𝑐𝑓
+ 𝑍𝑙𝑓1 + 𝑍𝑙𝑟 + 𝑍𝑐𝑟
𝑍𝑝𝑎 + 𝑍𝑙𝑓2 + 𝑍𝑐𝑓

(3-47)

Since Lr and Cr are tuned to resonate at 6.78 MHz, the impedance at the resonant
frequency is zero, Zlr + Zcr = 0. The T-type filter is designed as Lf1=Lf2= Lf, and the
resonant frequency of Lf and Cf is 6.78 MHz. So, at this frequency,
𝑍𝑙𝑓1 = 𝑍𝑙𝑓2 = 𝑍𝑙𝑓

(3-48)

𝑍𝑐𝑓 = −𝑍𝑙𝑓

(3-49)

when plugged into (3-47), simplifies the inverter impedance to
𝑍𝑖𝑛𝑣 =

(𝑍𝑙𝑓 )2
𝑍𝑝𝑎
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(3-50)
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Fig. 3.28. The compensation network.
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Fig. 3.29. Output network of the inverter.
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Zpa

With a constant Vab1, the transmitter coil current is
𝑉𝑎𝑏1

(3-51)
√2𝑍𝑙𝑓
Thus, Ip is independent of load Zpa, and the constant current source is ensured with a
𝐼𝑝 =

constant Vab1. Lr and Lf1 can be combined into a single inductor, the same as Lf2 and Lp.
Since the derivation of constant Ip is based on fundamental harmonic analysis,
unattenuated harmonics beyond the fundamental may degrade the constant behavior of Ip.
The resonant tank Lr and Cr are designed to attenuate the other harmonics. The conversion
ratio between the transmitter coil current Ip and VAB is defined as g(f)=Ip/VAB. To address
the attenuation of harmonic content, the normalized conversion ratio gn(f) = g(f)/g(fs)
plotted in Fig. 3.30 for varying Lr. From the plots, gn(fs)=1 indicates all the fundamental
content passes through the network. The lower value of gn(f) at other frequency presents
effective attenuation. Larger Lr provides higher attenuation at 2nd, 3rd and 5th harmonic as
shown in Fig. 3.30. However, larger Lr leads to higher inductor volume and/or higher
power loss according to the inductor loss model in Chapter 4. In this work, Lr is finally
selected as 19.68 μH to obtain higher than 97% attenuation at the high order harmonics,
while maintaining its loss below 15% of the converter loss. After Lr is determined, Cr is
calculated to maintain resonance at fs.
With these designed parameters, a simulation verifies the constant current behavior at
the output of the transmitter as shown in Fig. 3.31. Iin (the blue waveform)changes in
accordance with load, while Ip (the green waveform) maintains constant for the varied load.
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gn(f)

Lr=4.92 μH

Lr=19.68 μH
Lr=39.36 μH
Lr=98.4 μH
f/fs

1st
2nd 3rd

5th

Fig. 3.30. Transfer gain with different Lr.

Fig. 3.31. Simulation verification for the inherent current source behavior.
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3.5 Experimental verification
Prototypes of both rectifier and inverter are constructed to verify the two-stage power
WPT transmitter. The main design parameters are listed in TABLE 3.7 Prototypes are shown
in Fig. 3.32. For all experimental results, the DSP controller development board and all
auxiliary voltage rails, including the gate driver supplies, are powered from a benchtop
voltage source. Power supplied from this source is not included in measured efficiency,
but is approximately 1W during operation.
The rectifier power efficiency is measured up to 100 W, shown in Fig. 3.33. The power
stage efficiency at full load is 98.6%. Measured waveforms are shown in Fig. 3.34 for
operation at full output power, Po=100 W.
Measured THD of the input current is 4.5% and PF is 0.99. THD is defined
√𝐼22 + 𝐼32 + ⋯ + 𝐼𝑛2
(3-52)
𝑇𝐻𝐷 =
𝐼1
where n indicates orders of harmonic current. Measured input current has slight distortion
near the input voltage zero crossing period. As discussed in the last section, variable Ton
compensation is implemented to improve THD. According to theoretic compensation, ΔTon
is infinite near the input voltage zero crossing; practically, the implementation of large ΔTon
results in ringing between the boost inductor and the input EMI filter. This ringing is shown
in inductor current at zero crossing periods in Fig. 3.34. Thus an upper limit for ΔTon is set
in DSP to minimize experimental THD.
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TABLE 3.7 PARAMETER OF PROTOTYPE
Description
Input voltage
Bus voltage
Load power
Switching frequency of rectifier
Switching frequency of inverter
MOSFETs used in rectifier
Digital signal processor

Symbol
Vi
Vbus
Po
fs_rec
fs_inv
M1 ~ M4
DSP

Value
120V/60Hz
200V
100W
10k~400kHz
6.78MHz
THP3002LD
TMS320F28069

Fig. 3.32. A prototype of the two-stage transmitter.

Power efficiency (%)

Rectifier Power vs Efficiency
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Fig. 3.33. Experimental rectifier power efficiency
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100

Fig. 3.35 shows measured power efficiency of the full bridge inverter together with an
output filter. The system is operated with Vbus = 200 V and fs = 6.78 MHz. The efficiency
at full power is 93%. The switching node voltage waveform VCD, shown in Fig. 3.36,
demonstrates that soft switching is achieved.
The load impedance is varied and the output current is measured to verify constant
output current behavior. Fig. 3.36 gives inverter waveforms for a load impedance of 15 Ω
and 30 Ω. These impedances represent 50 W and 100 W output power, respectively. RMS
inverter output current changes from 0.27 A to 0.51 A, but output current IZout_rms only
varies by 0.02 A, from 1.83 A to 1.81 A. Further verification of constant current behavior
is given in Fig. 3.37, which shows the RMS output current as load impedance is changed
from 5 Ω to 30 Ω. In this range, which spans 15 W to 100 W output power, the change in
RMS current is less than 1%.

Iin Vi
n

IL
b

VA
B

Fig. 3.34. Experimental rectifier waveforms.
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Inverter Power vs Efficiency
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Fig. 3.35. Experimental inverter power efficiency.
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(a) Waveforms at Zout=15Ω
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(b) Waveforms at Zout=30Ω
Fig. 3.36. Experimental inverter waveforms for constant current behavior verification.
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Fig. 3.37. Experimental results for constant current behavior verification.

3.6 Summary
This thesis proposes a two-stage ac/RF WPT transmitter with inherent current source
behavior. By implementing a front-end totem pole rectifier with soft switching, high power
efficiency is achieved. Via variable Ton time compensation, low THD and high PF are
obtained. A 6.78MHz resonant inverter with inherent current source behavior is designed
by implementing an output filter network capable of producing constant current across
varying load impedance. A 100W two-stage prototype is built to verify the theoretical
analysis. ZVS is achieved along the full line cycle with the simplified negative current
design. Experimental results demonstrate 98.6% and 93% power efficiency of rectifier and
inverter, respectively, at 100W. The overall power efficiency of this two-stage ac/RF
converter under full power is 91.7%. With the Ton compensation method, 4.5 % THD and
0.99 PF are achieved. The constant current behavior is also verified.
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4

SINGLE-STAGE TRANSMITTER DESIGN

Chapter 3 has discussed a two-stage transmitter that has achieved high power efficiency
with fewer components count.In this chapter, a single-stage transmitter for the medium
power application (100 W) is investigated. The WPT system with this single-stage
transmitter is shown in Fig. 4.1. This single-stage transmitter is designed to achieve:


Obtain high power efficiency with lower component count than the two-stage

transmitter.


Integrate the ac-dc rectifier and dc-ac resonant inverter into a single stage.



Exhibit small double line frequency ripple on the dc bus voltage, simultaneous input

PFC and output power regulation.


Be capable of charging multiple devices.

4.1 Single-stage transmitter
The single-stage transmitter shown in Fig. 4.2(a) is derived from the two-stage
transmitter which is discussed in Chapter 3. By integrating the fast switching phase leg of
the rectifier and one phase leg of the full bridge resonant inverter, this single-stage
transmitter is obtained, as shown in Fig. 4.2(a). Components Lb, D1, D2, phase leg A (S1
and S2) form a bridgeless totem-pole PFC rectifier. Phase leg B (S3 and S4) cooperates with
phase leg A to generate a 6.78 MHz ac output current Iinv. As seen, phase leg A is shared
by the rectifier and the inverter and provides functionality for both. Zinv models the
equivalent load of the inverter that includes IMN, transmitting coils, and receiver of the
WPT, as shown in Fig. 4.2(b). Lzvsa, C1, and C2 are the zero voltage switching (ZVS) tank
to help S1 and S2 achieve soft switching; Lzvsb, C3, and C4 have the same purpose for S3 and
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Iin

Vac

Transmitter

Ip

k

Is

Receiver
dc/dc

Single-stage

Fig. 4.1. The single-stage transmitter in the wireless power transfer system.

S4. Considering the ISM band in this MHz WPT system, a constant system operating
frequency (fo=6.78 MHz) is preferred. Therefore, phase leg A and B switch at fixed
6.78 MHz. Fig. 4.2(c) shows the main waveforms, where Gs1-Gs4 are the gate signals of S1S4, respectively, and the remaining waveforms correspond to the schematic in Fig. 4.2(a).
4.1.1 Operation principle
The rectifier is designed to provide high PF and minimal THD of the input current while
regulating bus voltage Vbus. In general, a totem pole rectifier may be operated in continuous
conduction mode (CCM), critical conduction mode (CRM) or DCM. CRM, although
facilitating soft-switching without additional elements, exhibits a variable switching
frequency, preventing it from being simply integrated into inverter operation. CCM
requires feedback control to achieve PFC with low THD and has exacerbated requirements
for circulating current for soft switching, which results in extra conduction loss.
Additionally, a variable duty cycle is required along the line period for a constant dc bus
voltage, which will increase the inverter control complexity significantly. DCM operation
is selected for this application due to its possibility of high PF and low THD with constantfrequency and duty cycle over the line period, and near-ZVS operation.
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Fig. 4.2. Schematic and operation waveforms.
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PF and THD of input current under DCM control are analyzed to guide control design.
The line input voltage is
𝑉𝑖𝑛 (𝑡) = 𝑉𝑚 ∙ 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)

(4-1)

where Vm is the peak value of input voltage Vin, and fline represents the line period. The
input current of an ideal DCM boost is
2
𝑉𝑖𝑛 ∙ 𝑇𝑜𝑛
∙ 𝑓𝑠
𝑖𝑖𝑛 (𝑡) = 𝑖𝐿𝑏_𝑎𝑣𝑒 (𝑡) =
𝑉
2𝐿𝑏 ∙ (1 − 𝑉 𝑖𝑛 )
𝑏𝑢𝑠

(4-2)

Combining (4-1) and (4-2), the input current becomes
𝑖𝑖𝑛 (𝑡) =

𝑑𝑎2 ∙ 𝑉𝑏𝑢𝑠
𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
∙(
)
2𝐿𝑏 ∙ 𝑓𝑠 𝑀 − 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)

(4-3)

where Ts is the switching period, fs is the switching frequency, M=Vbus/Vm is the modulation
index, da=Ton/Ts is the rectifier duty cycle, and Ton is the on-time of the main switch in the
rectifier. When the polarity of the input voltage is positive, S2 is defined as the main switch.
Otherwise, S1 is the main switch.
According to (4-3), constant switching frequency fs and unity PF can be obtained if da
is varying along with sinusoidal input voltage. To simplify control complexity, constant da
control is implemented with acceptable THD and PF. Thus, in this single-stage design,
DCM operation with constant fs is implemented, and da only changes along with output
power.
Power factor is defined as
1 𝑇𝑙𝑖𝑛𝑒
𝑉𝑖𝑛 (𝑡) ∙ 𝑖𝑖𝑛 (𝑡)𝑑𝑡
𝑃 𝑇𝑙𝑖𝑛𝑒 ∫0
𝑃𝐹 = =
𝑆
𝑉𝑖𝑛_𝑟𝑚𝑠 ∙ 𝑖𝑖𝑛_𝑟𝑚𝑠

(4-4)

where P is active power and S is apparent power. Tline is the line period. Plugging equation
(4-1) and (4-3) into (4-4), PF is
103

√
𝑃𝐹 =

2

𝑇𝑙𝑖𝑛𝑒

𝑇
𝑠𝑖𝑛2 (2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
𝑑𝑡
∫0 𝑙𝑖𝑛𝑒 𝑀 − 𝑠𝑖𝑛(2𝜋𝑓
∙ 𝑡)
𝑙𝑖𝑛𝑒

𝑇

√∫0 𝑙𝑖𝑛𝑒(

(4-5)

𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡) 2
) 𝑑𝑡
𝑀 − 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)

Additionally,
𝑃𝐹 =

1
√1 + 𝑇𝐻𝐷 2

∙ 𝑐𝑜𝑠𝜃

(4-6)

where θ is the phase angle between the input current and input voltage. Ideally, θ is zero
under DCM modulation. Thus, THD is derived according to (4-6).
1
𝑇𝐻𝐷 = √ 2 − 1
𝑃𝐹

(4-7)

According to (4-5) and (4-7), the curves of PF and THD as a function of M are
demonstrated in Fig. 4.3. Larger M provides a higher PF and a lower THD. However, larger
M causes larger dc bus voltage, therefore increasing the voltage stress on the switches
(S1~S4, D1, and D2). In this work, M=2 is chosen for moderate bus voltage and acceptable
PF and THD.
To keep rectifier operating in DCM, equation (4-8) needs to be satisfied:
1
𝑀
where M = 2 is chosen for this work, then da≤0.5. The input power of rectifier is
𝑑𝑎 ≤ 1 −

𝑃𝑖𝑛 =
=

1
𝑇𝑙𝑖𝑛𝑒

∙

𝑑𝑎2

1
𝑇𝑙𝑖𝑛𝑒

(4-8)

𝑇𝑙𝑖𝑛𝑒

∫ 𝑉𝑖𝑛 (𝑡) ∙ 𝑖𝑖𝑛 (𝑡)𝑑𝑡
0

𝑇𝑙𝑖𝑛𝑒

2

∙ 𝑉𝑚 ∙ 𝑉𝑏𝑢𝑠
𝑠𝑖𝑛 (2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
∫
𝑑𝑡
2𝐿𝑏 ∙ 𝑓𝑠
𝑀 − 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
0

Assume lossless in the converter, thus Pin=Po. (4-9) is rearranged:
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(4-9)

𝑑𝑎 =

√

𝑃𝑜 ∙

2𝐿𝑏 ∙ 𝑓𝑠 ∙ 𝑇𝑙𝑖𝑛𝑒
𝑇
𝑠𝑖𝑛2 (2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
𝑉𝑚 ∙ 𝑉𝑏𝑢𝑠 ∙ ∫0 𝑙𝑖𝑛𝑒
𝑑𝑡
𝑀 − 𝑠𝑖𝑛(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)

(4-10)

The rectifier is designed to keep constant Vbus at different load conditions to simplify
the control scheme and provide minimal voltage stress on the switching devices. To
maintain a constant Vbus, da varies along with Po in DCM operation.
As discussed before, Vbus is a function of both rectifier duty cycle da (duty cycle of
phase leg A) and load Zinv. In order to maintain constant voltage, da needs to be varied with
load changing. To get a higher degree of freedom in output power control, asymmetrical
voltage cancellation (AVC) [168] is introduced. AVC combines conventional phase-shift
control [169] and asymmetrical duty-cycle control [170]. In the previous literature, AVC
scheme is used to extend the ZVS operating range [171], [145], reduce the harmonic output
and improve the efficiency [168]. Fig. 4.4 gives example waveforms with AVC
modulation. Parameters βa, βb, α+ and α– are the control angles for output power regulation

PF

THD Iin (%)

while βa also represents the duty cycle of the rectifier (βa = 2πda).

M

M

(a) PF

(b) THD

Fig. 4.3. PF and THD of input current as a function of M.
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According to Fourier series, the amplitude of fundamental harmonic of Vab is Vab1
𝑉𝑎𝑏ℎ =

𝑉𝑏𝑢𝑠
√𝑎ℎ2 + 𝑏ℎ2
𝜋

(4-11)

where
𝑎ℎ = sin[ℎ ∙ (𝛽𝑎 − 𝛼+ )] + sin(ℎ ∙ 𝛽𝑎 ) + sin(ℎ ∙ 𝛼− )

(4-12)

𝑏ℎ = 1 − cos [ℎ ∙ (𝛽𝑎 − 𝛼+ )] −cos(ℎ ∙ 𝛽𝑎 ) + cos(ℎ ∙ 𝛼− )

(4-13)

The dashed waveform (Vab1) in Fig. 4.4 represents the fundamental harmonic of Vab.
The amplitude of Vab1 is

𝑉𝑎𝑏1 =

𝑉𝑏𝑢𝑠
√[sin(𝛽𝑎 − 𝛼+ ) + sin(𝛽𝑎 ) + sin(𝛼− )]2 + [1 − cos(𝛽𝑎 − 𝛼+ ) −cos(𝛽𝑎 ) + cos(𝛼− )]2
𝜋

(4-14)

The output power is
2
𝑉𝑎𝑏1
(4-15)
𝑃𝑜 =
∙ 𝑅𝑙𝑜𝑎𝑑
2
2|𝑍𝑙𝑜𝑎𝑑 |
where Rload is the real part of Zload. According to (4-11) - (4-15), the output power can be

controlled from zero to full power by three variables: α+, α− and βa. Since βa is used to
maintain constant bus voltage at different load conditions, α+ and α− are used to control
output power. The impact of dead time is not considered in this model.
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Fig. 4.4. The modulation of the inverter.

4.1.2 Constant output current achievement
Because this system is designed for multiple receiver applications, driving the
transmitter coil with a current source is preferred for smooth transient performance. Two
methods can be utilized to achieve constant current behavior. First, phase-shift and duty
cycle can be regulated through current mode control. Due to the resonant nature of the
converter and complexity of low-delay, isolated current sensing, it will be difficult to
achieve cycle-by-cycle current regulation. Second, as employed in this work, the inverter
can produce a controlled constant-voltage output Vab1, which is then converted to a constant
current Ip through a passive impedance network. Assuming the presence of a large DC bus
capacitance, as required for line frequency decoupling, Vbus has a negligible ripple at
frequencies well above 120 Hz, resulting in a minimal disturbance in Ip with load variation
without the need for control bandwidths approaching 6.78 MHz. This section describes
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the modulation scheme used to obtain a constant Vab1, while the IMN design for constant
current is presented in the following section.
Equations (4-14) indicates that there is a continuous solution space of values for α+ and
α− which achieve a given Vab1. In this work, the solution is selected by adding the constraint:
βb=π. Therefore,
𝛼− = 𝜋 − 𝛽𝑎 + 𝛼+

(4-16)

where βa > α+ . Two benefits are provided by setting βb=π. First, the duty cycle of phase
leg B is set to a constant 0.5, reducing control complexity. Second, the THD of Vab is
low. THD of Vab is defined as
2
2
∑∞
𝑛=2(𝑎ℎ + 𝑏ℎ )
𝑇𝐻𝐷(%) = 100 ∙ √
𝑎12 + 𝑏12

(4-17)

If plug (4-10), (4-12), (4-13) into (4-15), replacing α- with βb (α–= 2π- βa- βb + α+) and
set Po=100 W (as an example), THDVab contour respect to βb and α+ is plotted in Fig. 4.5.
The dead time of phase leg A and B is not taken into consideration for simplification. As a
result, THDVab under this estimation will be higher than the practice, especially at highorder harmonics. However, this simplified model is still considered valid for the
comparison of THDVab among different βb. Results in Fig. 4.5 show that when βb ≈ π, the
lowest THDVab is obtained. Decreased THDVab reduces the size, electrical stress and
suppresses the radiated EMI in coils. Therefore, βb=π is chosen in this work.
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Fig. 4.5. THD contours.

Fig. 4.6. Control trajectory.

Replacing α- with βb in (4-14), the Vab1 contours are plotted in Fig. 4.5. Larger Vab1
results in lower THDVab. However, Vab1 is limited by the modulation. For the full bridge
inverter, if two phase legs have 0.5 duty cycle and 180-degree phase shift, then Vab1=433 V.
For the half-bridge inverter, Vab1=216 V when the duty cycle is 0.5. In addition, higher Vab1
increases the power loss in the T-type filter in the IMN which will be discussed in the
following section. In this work, Vab1=346 V is chosen to balance the THDVab and the power
loss in the T-type filter.
Plugging equation (4-10), (4-14) and (4-16) into (17), the control trajectory with
Vab1=346 V is given in Fig. 4.6, for varying loads. In a practical implementation, βa can be
regulated in a closed-loop based on the feedback of Vbus, and α+ is updated in real time
according to the model and the value of βa.
Based on the constant Vab1, utilizing the IMN introduced in section 3.4.3, then constant
Ip is achieved.
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4.2 The improved single-stage transmitter
The single-stage transmitter achieves high efficiency with ZVS operation with the
assistance of the two ZVS tanks. However, the amount of ZVS tank current available to
aid in ZVS is determined by the duty cycle of each inverter leg. Due to DCM operation in
PFC rectifier, the duty cycle of phase leg A decreases as the load is reduced. As the
transmitter approaches zero load, near-zero d causes insufficient ZVS tank current for
phase leg A to maintain ZVS, as shown in Fig. 4.7. Because of the high DC voltage and
large switching frequency, efficiency drops dramatically if hard switching occurs.

GS1
GS2
Izvsa

GS1
GS2
Izvsa
t
Ts

t
Ts

Ts

(a) At heavy load

Ts
(b) At light load

Fig. 4.7. ZVS tank current.
4.2.1 Operation principle
To improve the efficiency at light load, an auxiliary circuit, composed of a bidirectional
switch (implemented with two identical MOSFETs Ma1, Ma2 connected back to back), and
two capacitors Cvd1 and Cvd2, are added. The modified single-stage transmitter is shown in
Fig. 4.8(a). At output powers sufficiently large to maintain ZVS, Ma1 and Ma2 are turned
off, and the auxiliary circuit negligibly impacts the operation of the circuit as reviewed in
the previous section. At light load, the circuit operation is changed by turning on Ma1 and
Ma2 and turning off S1 and S2. In this mode, Cvd1, Cvd2, D1, and D2 form a voltage doubler
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rectifier (VDR) [172-174] while S3 and S4 comprise a half-bridge inverter to provide the
6.78 MHz ac output. Fig. 4.8(b) demonstrates the main waveforms at light load mode.
Since this mode is only used at light load, where regulated PF and THD are not required
(P<75 W), name it as light load mode. The operation with PFC that discussed above is
heavy load mode. VDR operation eliminates hard switching at light load and reduces lightload conduction losses by decreasing the ZVS tank current Izvsa to zero. Ma1 and Ma2 switch
only when changing operation modes and conduct current only at light load, allowing the
use of low-cost silicon transistors. The addition of Cvd1 and Cvd2 allows a corresponding
decrease in Cdc, mitigating the impact of their addition on converter size and cost.
Therefore, this auxiliary circuit does not result in a significant hardware addition.
The simplified equivalent circuits of each mode are given in Fig. 4.9(a) and Fig. 4.9(b),
respectively. Fig. 4.9(c) gives the main waveforms of each operating mode. At heavy load
mode, the voltage ratio is designed as m=Vbus/Vm=2, where Vbus is the bus voltage and Vm
is the peak value of ac input voltage. At light load mode, the rectifier output Vbus will be
nearly twice Vin_pk. As a result, ideally Vbus remains constant in both operating modes with
a smooth transition between each mode.
4.2.2 Design considerations for Cvd and Cdc
Ideally, in the VDR operation, Vbus = 2Vm. In the heavy load mode, Vbus is actively
regulated to M = Vbus/Vm= 2 through duty cycle modulation. Consequently, Vbus remains
constant in the two operation modes. This feature minimizes output disturbance during
mode transitions. In practice, the ripple voltage and average bus voltage depend on load,
Cvd1, Cvd2 and Cdc. The schematic and waveforms of the VDR are illustrated in Fig. 4.10.
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(a) Schematic
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Fig. 4.8. Schematic and operation waveforms at light load mode.
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(c) The main waveforms at the two-operation modes
Fig. 4.9. Two-operation modes of the single-stage transmitter.
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Fig. 4.10. Schematic and waveform of VDR.
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t4

ΔV3

The load of VDR is modeled as a resistive load Rvdr. Without loss of generality, it is
assumed that Cvd1 = Cvd2 = Cvd.
Mode 1 (t0≤t≤ t1): during this time, D2 is forward biased and conducts current ILb. The
voltage on Cvd2 is changed by
∆𝑉𝑣𝑑2 = 𝑉𝑚 ∙ (1 − 𝑠𝑖𝑛(𝜔𝑡0 ))

(4-18)

Mode 2 (t1≤t≤ t2): when Vvd2 reaches Vm, D2 becomes reverse biased, Cvd2 is discharged
through Cvd1, Cdc and Rvdr. The decreased voltage is ΔV1.
∆𝑉1 = 𝑉𝑚 ∙ (1 − 𝑒𝑥𝑝(

−(𝑡2 − 𝑡1 )
))
𝑅𝑙𝑜𝑎𝑑 ∙ (0.5𝐶𝑣𝑑 + 𝐶𝑑𝑐 )

(4-19)

Mode 3 (t2≤t≤ t3): The voltage on Cvd1 is changed by ΔVvd1through Cvd2 and Cdc. Since
Cvd1= Cvd2, ΔVvd1 is equal to ΔVvd2 in (2). So, the voltage change on Cvd2 during this time is
ΔV2.
∆𝑉2 = ∆𝑉𝑣𝑑2 ∙

𝐶𝑑𝑐
𝐶𝑣𝑑 + 𝐶𝑑𝑐

(4-20)

Mode 4 (t3≤t≤ t4): ΔV3 is the voltage change of Cvd2 during this time.
∆𝑉3 = ∆𝑉1

(4-21)

∆𝑉𝑣𝑑2 = ∆𝑉1 + ∆𝑉2 + ∆𝑉3

(4-22)

According to

And
𝑇𝑙𝑖𝑛𝑒
(4-23)
= 𝑡2 − 𝑡0
2
ΔV1, ΔV2, ΔV3 and ΔVvd2 are obtained by solving equations (4-18) ~ (4-23). The ripple
bus voltage is
𝛥𝑉𝑏𝑢𝑠 = 𝛥𝑉𝑣𝑑1 + 𝛥𝑉𝑣𝑑2 = 2 ∙ ∆𝑉1
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(4-24)

The average bus voltage is
𝑉𝑏𝑢𝑠 = 2 ∙ (𝑉𝑚 − 0.5𝛥𝑉𝑣𝑑2 )

(4-25)

According to this derivation, the ripple bus voltage and average bus voltage depend on
Rvdr, Cvd1, Cvd2 and Cdc.
To suppress double line frequency voltage ripple on dc bus, the required energy storage
ΔE at full power (100 W) is
3𝑇𝑙𝑖𝑛𝑒
4

𝛥𝐸 = ∫ (𝑃𝑎𝑣𝑒 − 𝑃𝑎𝑐 (𝑡))𝑑𝑡 =
𝑇𝑙𝑖𝑛𝑒
4

𝑃𝑎𝑣𝑒
= 265 𝑚𝐽
𝜔

(4-26)

As an example, if allowed maximum ripple voltage at full power is 5 V and Vbus=340 V,
the required capacitance across the dc bus is
𝐶𝑒𝑛𝑔 =

𝛥𝐸
= 0.5𝐶𝑣𝑑 + 𝐶𝑑𝑐 = 155 𝑢𝐹
𝑉𝑏𝑢𝑠 ∙ 𝛥𝑉𝑏𝑢𝑠

(4-27)

By combining equation (4-24) and (4-27), the relation between ripple bus voltage ΔVbus
and kc=Cdc/Cvd is solved and plotted in Fig. 4.11. Higher output power causes larger ripple
voltage, while Kc has limited influence over ΔVbus. The relation between average bus
voltage Vbus and kc is determined by solving equation (4-25) and (4-27). Vbus is given as a
function of kc and output power in Fig. 4.12. According to the curves, kc has significant
impacts on the average value of Vbus. And a smaller kc results in the average bus voltage
Vbus closer to the ideal value 2Vm=340 V.
In terms of performance, small kc is preferred. However, when taking the volume of dc
capacitors (Cdc, Cvd1 and Cvd2) into consideration, the selection of kc might be different. A
small kc means smaller capacitance of Cdc and a larger value for both Cvd1 and Cvd2.
According to equation (4-27), if Cdc reduces by Cx, Cvd1 and Cvd2 will increase by 2Cx.
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However, this doesn’t necessarily imply a larger volume, because the rated voltage of Cdc
is higher than Cvd1 and Cvd2. Generally, higher voltage rating increases the size of the
capacitor. As a result, there is no general design rule to select Kc in accordance with the
compact volume of dc capacitors. The size of Cdc, Cvd1 and Cvd2 should be calculated
according to the available commercialized capacitor.
4.2.3 The selection of Ma1 and Ma2
The selection of Ma1 and Ma2 impacts the converter loss. This section will discuss the
consideration of device selection. Cma is the junction capacitors of Ma1/Ma2 while Cq is the
junction capacitance of S1/S2 as shown in the Fig. 4.13. When Ma1 and Ma2 are off (at heavy
load mode), two Cma are connected in series to switching node A. To perform ZVS in phase
leg A, the total capacitance that needs to be fully charged/discharged now becomes
Ctot=2Cq +0.5 Cma, where Cma ≪ 4∙Cvd. The additional capacitance coming from the
auxiliary circuit requires higher ZVS tank current for soft switching. Consequently, higher
conduction loss is incurred. To limit this impact, MOSEFTs with small junction
capacitance are preferred for Ma1 and Ma2.
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Fig. 4.11. Ripple bus voltage vs Cdc/Cvd..
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Fig. 4.12. Average bus voltage vs Cdc/Cvd..

Fig. 4.13. The practical design of the auxiliary circuit.
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In addition, the current flowing through Ma1 and Ma2 (Ia), should remain within the
maximum current of devices. Ia is the sum of input current ILb and the load current Iload. In
this system, the maximum power is 100 W, and bus voltage is 340 V, so, Iload is quite small.
Devices Ma1 and Ma2 only conduct current at light load, Iload is negligible under this
condition. Therefore, Ia is approximated to ILb. At heavy load, Ia ≈ 0. At light load, when
Ma1 and Ma2 are turned on, there are two situations. When the diode is reverse biased (t≤t0,
t1≤t≤ t2 and t3≤t≤ t4), Ia=0. When the diode forward biased (t0≤t≤ t1 and t2≤t≤ t3), Ia is
𝐼𝑎 =

𝑉𝑖𝑛
𝑍𝑐

(4-28)

where Zc is the output impedance of Vin.
𝑍𝑐 =

(𝑍𝑣𝑑 + 𝑍𝑜 )𝑍𝑣𝑑
2𝑍𝑣𝑑 + 𝑍𝑜

(4-29)

𝑅
1 + 𝑗𝜔𝐶𝑑𝑐 𝑅

(4-30)

where Zvd=1/jωCvd, and
𝑍𝑜 =

Considering the output capacitance and current capability of Ma1 and Ma2, MOSFET
IPD50R3K0CE is chosen in this application. The calculated energy-based equivalent
junction capacitance is Cma = 11 pF. Only a negligible 5.5 pF of capacitance is added to
switching node A.

4.3 The transitions between the two operation modes
As discussed above, there are two operation modes for the single-stage transmitter.
When the load dynamically change, the required output power also changes. To maintain
high efficiency in a wide range, the heavy load mode and light load mode should be
employed whenever the one gives the highest efficiency. Thus, mode changing around will
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frequently occur. The following part will discuss the approaches to ensure smooth mode
changing.
4.3.1 The transition from heavy load mode to light load mode
Fig. 4.14 shows the simplified circuit at heavy load mode and light load mode. Since
phase leg B does not participate in the mode transition, it is removed from the schematic.
Ma1 and Ma2 keep off during heavy load mode. However, their output capacitors are always
connected to the switching node A. Because Cvd1 and Cvd2 have much larger capacitance
than Cma, they will be treated as a short circuit during resonant periods.
To achieve a smooth transition, S1 and S2 are turned off during their dead time, then
Ma1 and Ma2 are turned on after a certain delay time. This delay time helps prevent short
circuit by turning on S1 or S2, Ma1 and Ma2 at the same time. Fig. 4.15 shows the initial
measurement waveforms during the transition. Iauxa has large ringing after the mode
changes.
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Fig. 4.14. Simplified circuit.
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Iauxb

Vgs_Ma1/Ma2

Fig. 4.15. Initial waveform of transition from heavy load mode to light load mode.
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The circuit operation is analyzed to solve this ringing issue. Fig. 4.16 shows the main
waveforms at heavy load mode. As seen, the rising slope of VA is higher than the falling
slope at the positive half line period, while the negative period has the opposite result. At
the positive half-line period, before S2 turns on, the resonant current which brings VA from
zero to Vbus is ILb(0)+Iauxa. During this time, ILb is near zero. Thus resonant current is near
Iauxa. However, after S2 turns off, the current that charing/discharging the output
capacitance of S1 and S2 is ILb(pk)+Iauxa. ILb has a peak value at this time. Thus the resonant
current is relatively high. As a result, the rising slope is higher than the falling slope. For
the negative half-line period, the mirrored result is obtained. This asymmetric VA results in
line frequency ripple on VD, because VA charges Cvd1/Cvd2 through the output capacitors of
Ma1 and Ma2 during heavy load mode. VE does not contain line frequency ripple due to the
small capacitance of C1 and C2.

GS1
GS2

Vin
ILb
t
Iauxa
t
VA
t

VD
VE
t

Fig. 4.16. Main waveforms at heavy load mode.
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The voltage difference on the VD and VE cross Lauxa causes in the ringing after S1 and
S2 are off and Ma1 and Ma2 are turning on. When the transition happens at zero cross point
of the input voltage, the resonant bebaivor will be avoid. At this point, VD=VE.
This analysis and solution are verified in the simulation. Fig. 4.17 shows the waveforms
which match with the analysis above. VE contains the double line frequency from the bus
voltage.
If turn on Ma1 and Ma2 when the input voltage is positive as shown in Fig. 4.18(a), then
large ringing is observed on Iauxa as shown in Fig. 4.18(b).
If turn on Ma1 and Ma2 near the input voltage zero cross point as shown in Fig. 4.19(a),
then negligible ringing remains on Iauxa as shown in Fig. 4.19(b). Therefore, a smooth
transition from the heavy load mode to light load mode is achieved. This approach is
verified in the experimental results.

Vin

VE
VD

Fig. 4.17. Simulation waveform of VE and VD at heavy load mode.
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Fig. 4.18. Simulation waveform during the transition at positive line voltage.
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Fig. 4.19. Simulation waveform of the transition at input voltage zero cross point.
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4.3.2 The transition from light load mode to heavy load mode
The challenging during the mode transition from the light load to heavy load is to deal
with the hard switching at first few switching cycles. Two methods are introduced in this
section to reduce the hard switching cycles.
(1) The Ton of the first switching cycle is set to be 0.25 Ts. Assume S1 is the device will
be turned on first. If S1 is turned on as normal, Iauxa will increase to a large peak value since
the initial current is zero, as shown in Fig. 4.20(a). If adopts the solution, Iauxa will reach
the normal peak quickly, as shown in Fig. 4.20(b).
(2) Turn on S1 when VA is resonated to the positive peak value. Shows the schematic
during the transition when Ma1 and Ma2 are turned off and before S1 and S2 on. The
waveforms of the line input voltage and current are shown in the (b). Processing the
transition when ILb is small (near zero in the green blocks), the resonant current in the
circuit will only be output current Iinv. In this condition, resonate behavior on the VA is
easier to estimate, as shown in the (c). The best turn-on time can be obtained by referring
the switching pattern of S3 and S4. This idea is verified in the experimental results.
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Fig. 4.20. Two different turns on strategies.
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Fig. 4.21. Resonant behavior during the transition dead time.
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4.4 The loss model and efficiency estimation
Since soft switching is obtained, the main power losses in this converter are conduction
loss of devices (S1~S4, Sa1, Sa2, D1 and D2), and core loss and copper loss of the inductors
(Lb, Lzvsa, Lzvsb, Lr, Lf1, and Lf2).
D1 and D2 are Schottky diodes which have negligible reverse recovery loss. The
conduction loss in D1 and D2 is Pd.
𝑃𝑑 = 𝑉𝐹 𝐼𝑖𝑛_𝑎𝑣𝑒

𝑇𝑙𝑖𝑛𝑒
2

2𝑉𝐹
=
∫
𝑇𝑙𝑖𝑛𝑒 0

𝑖𝑖𝑛 (𝑡)𝑑𝑡

(4-31)

where iin(t) is presented in equation (4-2).
To estimate power loss in devices S1~S4, iLb (t), izvsa (t) = izvsb (t) and iinv (t) are
𝑣𝑖𝑛 ∙ 𝑡
𝐿𝑏
𝑖𝐿𝑏 (𝑡) =
𝑉𝑏𝑢𝑠 − 𝑣𝑖𝑛
𝑉𝑏𝑢𝑠 ∙ 𝑇𝑠 ∙ 𝑑
−
∙𝑡+
{
𝐿𝑏
𝐿𝑏
𝑉𝑏𝑢𝑠 ∙ (1 − 𝑑)
𝑇𝑠 ∙ 𝑑
∙ (𝑡 −
)
𝐿𝑧𝑣𝑠𝑎
2
𝑖𝑧𝑣𝑠𝑎 (𝑡) =
𝑉𝑏𝑢𝑠 ∙ (1 − 𝑑)
𝑇𝑠 ∙ 𝑑
−
∙ (𝑡 −
)
𝐿𝑧𝑣𝑠𝑎
2
{
𝑖𝑖𝑛𝑣 (𝑡) =

𝑡 < 𝑡𝑜𝑛
(4-32)
𝑡𝑜𝑛 ≤ 𝑡 ≤ 𝑇𝑠

𝑡 < 𝑡𝑜𝑛
(4-33)
𝑡𝑜𝑛 ≤ 𝑡 ≤ 𝑇𝑠

𝑉𝑎𝑏1
∙ 𝑠𝑖𝑛(2𝜋𝑓𝑠 ∙ 𝑡)
|𝑍𝑙𝑜𝑎𝑑 |

(4-34)

The current flowing through S1 and S2 in one switching period is12 is the sum of iLb, iinv,
and izvsa. Their waveforms in one switching cycle are shown in Fig. 4.22.
𝑖𝑠12 (𝑡) = 𝑖𝐿𝑏 (𝑡) + 𝑖𝑧𝑣𝑠𝑎 (𝑡) + 𝑖𝑖𝑛𝑣 (𝑡)

(4-35)

The conduction loss in S1 and S2 is Pcond_s12
2
𝑃𝑐𝑜𝑛𝑑_𝑠12 = 𝑅𝑜𝑛 ∙ 𝐼𝑟𝑚𝑠_𝑠12
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(4-36)

where Ron is the on-state resistance of S1/ S2 . The RMS value of is12 over a line cycle is
Irms_s12
The current flowing through S3 and S4 in one switching period is the sum of iinv and izvsb.
The waveforms in one switching cycle are given in Fig. 4.23 .
is34 (t) = izvsb (t) + iinv (t)

(4-37)

The conduction loss in S3 and S4 is Pcond_s34
Pcond_s34 = R on ∙

2
Tline

∫

Tline
2

0

i2s34 (t)dt

(4-38)

The current in Sa1 and Sa2 is the sum of iLb and iinv. Conduction loss in Sa1 and Sa2 is
Pcond_sa
𝑃𝑐𝑜𝑛𝑑_𝑠𝑎 = 2𝑅𝑜𝑛_𝑠𝑎 ∙

2
𝑇𝑙𝑖𝑛𝑒

∫

𝑇𝑙𝑖𝑛𝑒
2

0

[𝑖𝐿𝑏 (𝑡) + 𝑖𝑖𝑛𝑣 (𝑡)]2 𝑑𝑡

(4-39)

Inductor losses are estimated according to core loss and copper loss. Core loss is
calculated according to the methods provided by the core supplier [175]. Copper losses,
comprised of dc copper loss Rdc and high-frequency ac copper loss Rac resulting from skin
effect and proximity effect, are taken into the calculation. According to the Dowell’s
equation [176], a single layer winding with an assumption that pitch/diameter (P/D) =1:
∗
𝑅𝑎𝑐
𝜉 𝑠𝑖𝑛ℎ(𝜉) + 𝑠𝑖𝑛(𝜉)
=
𝑅𝑑𝑐 2 𝑐𝑜𝑠ℎ(𝜉) − 𝑐𝑜𝑠(𝜉)

where =

√π D
2 δ

(4-40)

, is the skin depth, P is the pitch of wires and D is the diameter of round

conductor. When P/D≠1, a correction equation is implemented [177].
∗
𝑅𝑎𝑐
𝑅𝑎𝑐
𝑑
=(
− 1) ∙ ∙ 𝐾1 ∙ 𝐾2 + 1
𝑅𝑑𝑐
𝑅𝑑𝑐
𝑃
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(4-41)

where K1 is the winding P/D correction factor, and K2 is the core proximity correction
factor.
Based on this loss model, power loss as a function of output power for two operation
modes is given in Fig. 4.24. As seen, the heavy load mode is superior to light load mode
when the output power is high, while light load mode exhibits superior efficiency at lower
power. Power loss in light load mode increases significantly with increased load due to
high conduction loss in Sa1 and Sa2. As a result, to have high efficiency over the full load
range, the crossing point is taken as operation mode switching point with the condition that
power is less than 75 W. The circles in the plot are the control trajectory for highest
efficiency.
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Fig. 4.22. Current flow through S1 and S2.

Fig. 4.23. Current flow through S3 and S4.
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Fig. 4.24. Calculated power loss curves.

4.5 Topologies comparison
This proposed single-stage transmitter is derived from two-stage totem-pole rectifier
with a full-bridge inverter (TRFB). It has a similar structure to the two-stage totem-pole
rectifier with a half-bridge inverter (TRHB). To consider the merits of each, a comparison
in terms of efficiency, power density and cost among all three topologies are made based
on the same design specifications, including input voltage, bus voltage and output current.
This proposed single-stage transmitter integrates a totem-pole rectifier with a fullbridge inverter, sharing one phase leg. To assess the merit of the topology, the proposed
transmitter is benchmarked against comparable two-stage implementations in TABLE 4.1,
Fig. 4.25, and Fig. 4.26. Each topology is assessed by efficiency, cost, and power density,
with common input and output specifications for each design.
Each of the two-stage topologies in Table I is comprised by a totem-pole rectifier (TR)
and either a full bridge (FB) or half-bridge (HB) inverter. Each of the topologies requires
that the inverter operates at 6.78 MHz. However, because the rectifier and inverter are
decoupled in the two-stage topologies, the rectifier and inverter are not constrained to
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utilizing the same switching frequency, as is required for the single-stage architecture
operation presented in Section II-A. Thus, both low-frequency CCM (C) and 6.78 MHz
DCM (D) modulation are considered in the rectifiers in the two-stage topologies. The
selection of switching frequency in the two-stage rectifiers is independent design freedom
which can be used to control a tradeoff between boost inductor size and ac-related losses.
In the CCM implementations, fs=70 kHz is used, which results in the highest efficiency
over a range of available commercial magnetic cores. In the following figures, topologies
are named according to their rectifier, inverter, and modulation scheme, e.g., TRFB(D) is
a two-stage totem pole rectifier with full bridge inverter, where the rectifier is operated in
DCM and TRHB(C) is a totem pole rectifier in CCM with a half-bridge inverter.
In all designs, one ZVS tank is dedicated for each phase leg switching at 6.78 MHz, as
shown in Table I. A dedicated IMN is designed for each topology. In each case, the IMN
uses the same magnetic cores for each component and is designed for an identical
transmitter coil current Ip. The same magnetic cores are utilized because of two reasons:
(1) when comparing single-stage transmitter with TRFB(C) and TRHB(C), the dominant
differences of the size and loss come from ZVS tanks and Lb, instead of the IMN.
Implementing different magnetic cores for the IMN barely changes the comparison result;
(2) when comparing the single-stage transmitter with TRFB(D) and TRHB(D), the
difference comes from the inverter stage. Realizing the inverter side IMN with identical
cores ensures the similar volume, thus provides a fair condition for the efficiency
comparison.
Using the developed loss models, the five topologies of Table 4.1 are analyzed with
respect to power loss in Fig. 4.25 and Fig. 4.26. Fig. 4.25 shows power loss as a function
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of output power. A power loss breakdown at full power is given in Fig. 4.26 for each of
the topologies.
Because 6.78 MHz switched DCM rectifier exhibits higher loss than low-frequency
CCM rectifier in passive components and switches, the single-stage transmitter, TRFB(D)
and TRHB(D) have higher loss than TRFB(C) and TRHB(C) as shown in Fig. 4.25. On the
other hand, 6.78 MHz DCM rectifier ensures smaller converter size than 70 kHz CCM. So,
the efficiency comparison is emphatically made among the three topologies (single-stage
converter, TRFB(D) and TRHB(D)) which have a similar converter size. The main
differences among these three topologies come from the inverter stages: (1) The full bridge
inverter has a larger loss in ZVS tanks and switches because every 6.78 MHz switched
phase leg needs an individual ZVS tank. (2) A half-bridge inverter has larger Iinv than a full
bridge inverter when processing the same amount of power with the same Vbus, causing
higher conduction loss in the inverter and higher loss in the resonant tank. But this
difference eventually becomes negligible due to the reduced Iinv when output power
decreases. (3) The loss in Lf2 is fixed over a wide load range due to constant current Ip
conducted in Lf2 and dominates other mechanisms at the low power. And it is higher in FB
topology compared to HB topology due to a larger value of Lf2 in full bridge than halfbridge inverter for a constant Ip. By combining the above three factors, the loss in TRFB(D)
is higher than TRHB(D). Differently, the single-stage transmitter has lower loss than
TRHB(D) at high power, whereas it could have higher loss than TRHB(D) if the light load
mode operation is not applied. Once the light load mode operation replaces heavy load
mode when Po < 50 W, the lowest loss is achieved among the three two-stage DCM
topologies over the full power range.
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The topology comparison is summarized in the spider map in Fig. 4.27. Only passive
components and the area of power FETs are counted in the transmitter size estimation. In
terms of cost, since all of the 6.78 MHz switching power devices are GaN FETs, which
contribute significantly to the main cost in the converter, the number of GaN devices is
used to estimate the relative cost. The single-stage transmitter is a superior candidate for
high power density and cost-effective application.
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TABLE 4.1 TOPOLOGY HARDWARE COMPARISON

Singlestage

6.78

TRFB(C)

CCM
6.78

TRHB(C)

CCM

Two-stage
TRHB(D)

diodes
FB inverter

70 kHz
CCM

6 switches+2
diodes
FB inverter

6.78 MHz
DCM

diodes

6.78

HB inverter

diodes
HB inverter

Lb

IMN

2×0.07

0.77

0.51

2×0.07

4.9

0.51

3×0.07

0.77

0.51

1×0.07

4.9

0.51

2×0.07

0.77

0.51

tanks

1 zvs tank

4 switches+2

6.78 MHz
DCM

ZVS

3 zvs tanks

6 switches+2

70 kHz
CCM

Volume (inch3)

2 zvs tanks

DCM
70 kHz

count

4 switches+2

MHz

Two-stage

Device

2 zvs tanks

DCM
70 kHz

TRFB(D)

6.78 MHz FB inverter
DCM

MHz

Two-stage

Two-stage

Schematic and operation

operation

2 zvs tanks

4 switches+2

MHz

diodes

DCM

TRFB (D)
Loss (W)

Topology

Rectifier

TRFB (C)

TRHB (D)
TRHB (C)

Po (W)

Fig. 4.25. Ploss comparison.
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Power loss (W)

12
10
8
6
4
2
0
Single-stage TRHB(D) TRFB(D) TRHB(C) TRFB(C)
Loss in devices
Loss in T filter
Loss in resonant tank
Loss in Lb
Loss in ZVS tanks
Fig. 4.26. Power loss breakdown at full power (100 W).

Power efficiency
Single-stage
TRHB (C)
TRFB (C)
TRHB (D)
TRFB (D)

Power
density

1/Cost

Fig. 4.27. Comparison of three topologies.
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4.6 Experimental verification
A GaN-based prototype is built to verify the operation and theoretical analysis of the
single-stage transmitter over the full load range. The main design parameters are listed in
Table 4.2. The prototype picture is shown in Fig. 4.28.
An open-loop control algorithm is implemented in the Digital Signal Processor
(DSP/TMS320F28377S) for the experiments. The input voltage is sampled at a rate of
50 kHz and fed to an ADC channel of the DSP, and an on-board phase-locked loop (PLL)
synchronizes the switching to the line cycle. The duty cycle of phase leg A and the phase
shift between phase leg A and B are determined according to the control trajectory in Fig. 8.
Fig. 4.29 illustrates the waveforms under full power operation (Vin=120V rms/60 Hz,
Po=100 W, fs=6.78 MHz). Iin is in phase with Vin and shows sinusoidal waveform. Vbus has
negligible double line frequency ripple. The measured average bus voltage Vbus=327 V,
while the designed value is 340 V. The 13 V discrepancy between the designed and
measured bus voltage is mainly coming from the power loss in the circuit. Closed-loop
control will reduce this error. The waveforms of Va and Vb verify that both phase legs
achieve soft switching. Iinv exhibits a sinusoidal waveform with some harmonic
components while Ip is sinusoidal with low harmonic distortion.

136

TABLE 4.2 DESIGN PARAMETERS
Parameter
Value
Parameter Value
Vi
120 V/60 Hz
Cdc
120
Vbus
340 V
Cvd1/ Cvd2 70μFμF
Po
0~100 W
Lb
4.5
fs
6.78 MHz
Lr
19.86
μH
S1~S4
GaN FETs
Cr
28μH
pF
D1~D2
SiC Diodes
Lf1/Lf2
2.87
Ma1/ Ma2 IPD50R1K4CE
Cf
192
μH
pF

IMN

DC-link caps
Lr

Lf2
Lf1
Lf2

Input filter

Lb

Phase legs and
ZVS tanks
Control board

Fig. 4.28. Laboratory prototype.
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Vin (250 V/div)

ILb (2 A/div)

Tline=16.7 ms

Iin (2 A/div)

Vbus (250 V/div)

(a) Rectifier
VA (250 V/div)

VB (250 V/div)
Iinv (1 A/div)

Ip (2 A/div)

Ts=145 ns

(b) Inverter
Fig. 4.29. Waveforms at full power.
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Fig. 4.30 shows waveforms under heavy load operation (Vin=120V rms/60 Hz,
Vbus=323 V, Po=72 W, fs=6.78 MHz). In Fig. 4.30(a), Iin maintains good performance and
Vbus is regulated to a dc with low ripple. In Fig. 4.30(b), Va and Vb achieve ZVS. With
reduced output power, Iinv gets smaller than the corresponding one in Fig. 4.30(b), while Ip
remains the same, indicating constant current with varying load.
The experimental waveforms in light load mode (Vin=120 V rms/60 Hz, Po=50 W,
fs=6.78 MHz) are illustrated in Fig. 4.31. Iin and ILb have the same waveform under this
operation mode, thus only ILb is given. The waveform of Vd (the voltage on Cvd2) show the
expected line frequency ripple while Vbus has a small double line frequency ripple. The
measured Vbus=307 V, which matches with the estimated value in Fig. 4.31. Va is half of
Vbus. The turn on and turn off transitions of Vb demonstrate ZVS transitions. Ip exhibits low
harmonic content.
Fig. 4.32 shows the waveforms during the transition from heavy load mode to light
load mode. To achieve a smooth transition, S1 and S2 are turned off during their dead time,
then Ma1 and Ma2 are turned on after 300 ns. According to Fig. 4.32(b), a few switching
cycles of resonant behavior occur on switching node A after turning off S1 and S2 and
before Ma1 and Ma2 on. This is caused by the load current charging/discharging the output
capacitors of S1 and S2. This phenomenon is expected and will not impact operation. Ip has
negligible disturbance during this transition.
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Vin (250 V/div)

ILb (2 A/div)

Tline=16.7 ms

Iin (2 A/div)
Vbus (250 V/div)

(a)
VA (250 V/div)

VB (250 V/div)
Iinv (1 A/div)

Ip (2 A/div)

Ts=145 ns

(b)
Fig. 4.30. Waveforms at Po=72 W.
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Tline=16.7 ms

Vin (250 V/div)

ILb (1 A/div)

Vbus (125 V/div)

VD (125 V/div)

(a)

VA (125 V/div)

Ts=145 ns

VB (125 V/div)
Iinv (0.5 A/div)

Ip (2 A/div)

(b)
Fig. 4.31. Waveforms at light load mode (50 W).
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Tline=16.7 ms

Vin (250 V/div)

ILb (1 A/div)

Vbus (125 V/div)
VD (125 V/div)

(a)

VA (125 V/div)

Izvsa (2 A/div)
Ip (2 A/div)

Vgs_Ma1/Ma2(12.5 V/div)
x axis: Time (1μs/div)

(b)
Fig. 4.32. The transition from heavy load mode to light load mode.
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Fig. 4.33 shows the transition from light load mode to heavy load mode. This transit
begins with turning off Ma1 and Ma2. To avoid cross-conduction between Ma1, Ma2, and S1/
S2, a delay of 300 ns is implemented before turning on S1/ S2. In Fig. 4.33(b), the expected
resonant behavior due to charging/discharging output capacitors of S1 and S2 is presented
during the delay time. Since ZVS tank has a near zero current, there is at least one hard
switching event in the first turn-on of either S1 or S2. To reduce the chance of hard
switching, two methods are adopted. (1) Since Iinv periodically charges/discharge output
capacitors of S1 and S2 in every switching period. It is better to turn on S1 when Va resonates
to the positive peak value or turn on S2 when Va reaches the smallest value. (2) The first
turning on pulse for S1/ S2 is set to be half of the normal on time. Thus, the ZVS tank current
will reach the steady-state after the first PWM pulse. Those two methods are verified by
the waveforms in Fig. 4.33(b). S1 is turned on with small voltage stress. S1 and S2 achieve
soft switching starting with the second switching period. Ip has negligible disturbance
during this transition.
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Vin (125 V/div)

ILb (1 A/div)
Vbus (125 V/div) Tline=16.7 ms
VD (125 V/div)

(a)

VA (125 V/div)

Izvsa (2 A/div)
Ip (2 A/div)

Vgs_Ma1/Ma2
x axis: Time (1μs/div)
(b)
Fig. 4.33. The transition from light load mode to heavy load mode.
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The constant current behavior has been verified at heavy load mode. Fig. 4.34 shows
the RMS value of Ip changes less than 6% at a wide output power range.
The measured THD and PF of input current are addressed in TABLE 4.3.High PF and
low THD are achieved. The measured harmonic current and the harmonic current limitation
from IEC 61000-3-2 Class D as a function of different harmonic orders are given in
Fig. 4.35. The results verify that the PFC of single-stage transmitter meets the requirement.

The harmonic distribution of output current Ip under full power is analyzed. Each
harmonic component, normalized by the 6.78 MHz fundamental current, is given in
Fig. 4.36. As seen, the low harmonic under the wide spectrum is achieved. The total

Ip (A,RMS)

harmonic distortion of Ip at full power is 3%.

1.8
1.75
1.7
1.65
1.6
1.55
1.5
1.45
1.4
20

40

60

80

100

Po (W)

Fig. 4.34. Experimental results for constant transmitter coil in the heavy load mode

145

TABLE 4.3 MEASURED INPUT CURRENT PERFORMANCE
PF
0.99
0.987
0.98

THD
10.2%
12%
14.3%

Current (A)

Po
98 W
72 W
50 W

2nd

Harmonics orders
Fig. 4.35. Harmonics analysis of Iin.

Current (A)

THDIp=3%

1st
Harmonics orders
Fig. 4.36. Harmonics analysis of Ip.
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Fig. 4.37 gives the measured and calculated power loss. The DSP power and all

auxiliary supplies, including the gate driver supplies, are powered by a separate benchtop
voltage source, and not included in the calculations. There is approximately 2.2 W power
supplied from the auxiliary source during operation. Experimental power loss matches well
with the analytical prediction. To get the maximum efficiency, the single-stage transmitter
should operate in heavy load mode when Po>50 W, and work at light load mode when
Po<50 W, as predicted. Fig. 4.38 shows the power efficiency curve of this proposed singlestage transmitter. The transmitter achieves 90.4% efficiency at 98 W. By employing the
light load mode, the efficiency is increased by 5% at 23 W. Light load efficiency may be
further improved in the future work by altering the operation to reduce coil current when
permissible, which will depend on the number, power level, and coupling of the receivers
present.

Loss (W)

Heavy load mode:
Estimated loss
Measured loss

Light load mode:
Estimated loss
Measured loss

4

Po (W)
Fig. 4.37. Measured loss.
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Fig. 4.38. Measured power efficiency.

4.7 Summary
This chapter proposes a single-stage transmitter with high efficiency over a full range
of load in WPT application. By integrating a totem-pole rectifier and a full bridge inverter,
two fewer GaN FETs are required.

Compared with two-stage TRFB and TRHB

transmitter, this single-stage transmitter has high power density, high efficiency, and low
cost. Constant output current behavior is achieved. This feature enables the fast response
to the sudden load change and is beneficial to the multiple receiver application. An
auxiliary circuit is added to maintain high efficiency at light load while contributing
negligible extra cost and size. The theoretical analysis, operation principle and design
considerations of this single-stage transmitter are verified by a laboratory prototype.
Experimental results demonstrate 90.4% efficiency at 98 W. Measured THD of the input
current is 10.2%, and PF is 0.99 at full power. The output current of the transmitter is a
6.78 MHz sinusoid with 3% THD. Light load mode operation is verified with high
efficiency. Smooth transitions between light load mode and heavy load mode are obtained
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in the prototype. Future work includes the implementation of close-loop control and
verification of the operation with multiple receivers.
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5

DYNAMIC OPERATION OF SINGLE-STAGE TRANSMITTER
The transmitter should respond adequately against the receiver position changes or load

variation. In addition, it should provide smooth dynamic transition and robust operation
over full power range. Therefore, the closed-loop control scheme is investigated in this
chapter to achieve this goal. The control targets:
(1) Support to dynamically adjust the delivered power according to the requirement of
the receivers.
(2) Allow the transmitter to operate over a wide power range.
(3) Include ZVS detection and protection function.
With this control scheme, the single-stage transmitter is applicable for the multiple
receiver application. Ip is provided at the transmitter output. Each receiver employs an
autonomous control scheme to draw the required power individually.

5.1 Constant output current regulation in the heavy load mode
As discussed in the previous sections, constant transmitter current helps smooth the
dynamic transition. The control goal discussed in this section is to achieve current source
behavior for transmitter current Ip.
The proposed control scheme is shown in Fig. 5.1. The constant transmitter coil current
is achieved by three steps. First, closed-loop feedback control is used to regulate Vbus. Then,
the model-based controller is used to achieve constant Vab1. Last, the IMN generates a
constant Ip from constant Vab1. A phase-locked loop (PLL) in the control loop detects the
phase angle of the input voltage. Due to the bridgeless rectifier operation, the gate signals
of the upper device and bottom device are switched in every half-line period.
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5.1.1 Constant Vbus regulation
Constant Ip is achieved based on constant Vab1 and the design of the IMN. Constant Vab1
is obtained based on AVC modulation, assuming a constant Vbus. Thus, constant Vbus has to
be ensured. The control diagram used to regulate constant Vbus is shown in Fig. 5.2. The
transfer function Gvd (Vbus(s)/d(s)) is derived based on the DCM boost rectifier model and
a PI controller Gc(s) is developed. By sensing Vbus and feeding it back to this PI controller,
the duty cycle da is updated in every control cycle to regulate Vbus.
The impedance of boost inductor Lb at low-frequency is negligible. Therefore, the
approximate small signal ac model is used to derive the transfer function Gvd of the DCM
boost rectifier:

𝑉𝑏𝑢𝑠 (𝑠)
𝐺𝑣𝑑 (𝑠) =
=
𝑑𝑎 (𝑠)

2𝑉𝑏𝑢𝑠 (𝑀 − 1)
𝑑(2𝑀 − 1)
(𝑀 − 1)𝑅𝑙𝑜𝑎𝑑 ∙ 𝐶𝑑𝑐
1+
∙𝑠
2𝑀 − 1

(5-1)

Vab1=f(da)
H(s)
Vref

ve

Gc(s)

da

Vbus

1/Vm

Inverter

Vab1

IMN

Rectifier

Ip

PLL

Vin

Transmitter Power Stage

Fig. 5.1. Closed-loop control diagram for constant transmitter coil current.

H(s)
Vref

ve

Gc(s)

da

1/Vm

Gvd(s)

Vbus

Fig. 5.2. The closed-loop control diagram for Vbus.
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With the value of the bus voltage, M and load in steady-state operation, the open loop
gain is obtained according to (5-1). In this work, the input voltage is 120V/60 Hz, and the
bus voltage is 340V. The peak value of the input voltage is considered as the operating
point for this model. The system open loop gain is shown in Fig. 5.3. A PI controller Gc(s)
is developed to ensure the stability, attenuation at the switching frequency and the accuracy
of the system control. The closed-loop gain Gvd(s)·Gc(s) is plotted in Fig. 5.3Fig. 5.3. Bode
plot of voltage control loop.
5.1.2 Constant Vab1 regulation
By sensing Vbus and regulating through the feedback PI controller, the duty cycle of
phase leg A, da is updated to regulate Vbus. Then, according to (4-14) and (4-16), for a fixed
Vab1, α+ = ξ(βa) is calculated based on the real-time input parameter da. The curve of α+ with
respect to βa is given in Fig. 5.4. However, ξ(βa) is a complicated equation which requires
a large amount of calculation effort in DSP. A simplified equation obtained by curve fitting
is used in practice
𝛼+ = 0.038𝛽𝑎3 − 0.532𝛽𝑎2 + 2.68𝛽𝑎 − 3.078

(5-2)

The approximation of (5-2) is shown in Fig. 5.4, and matches well with the original curve.
The control speed of this model based feedforward controller is elaborate. It directly uses
the duty cycle value βa from the voltage loop controller for the phase shift calculation phi=
βa-α+. The constant Vab1 is obtained by following this trajectory in Fig. 5.4.
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Fig. 5.3. Bode plot of voltage control loop.

Ideal curve
Fitting curve

α+

βa
Fig. 5.4. Control trajectory for constant Vab1.
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5.1.3 The achievement of Constant Ip
Based on constant Vab1, constant Ip is obtained at the output of IMN in Section 3.4.3.The
achievement of constant Ip is verified in the simulation and shown in Fig. 5.5. A 100 W to
60 W resistive load step occurs at t1. When processing the load step changes at t1, the bus
voltage starts to increase and then drops back to the targeted value quickly. During this
transition, the output current of transmitter Ip remains nearly constant.

5.2 Single-stage transmitter dynamic operation over full power range
5.2.1 Dynamic operation in light load mode
The dynamic operation with constant Ip in heavy load mode is achieved via a closedloop control scheme presented in Section 5.1. In the light load mode, with the independent
half-bridge operation, Vab1 is naturally closed to a voltage source, so with the IMN, constant
Ip can be achieved. Fig. 5.6 shows the simulation results for the verification of constant Ip
in light load mode with load step changes. At t1, the load is changed from 40 W to 20 W.
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Vin

da
Ip

ILb

Vbus

Steady
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a t1

Steady
state
b

α+ (ns)

Fig. 5.5. Constant current achievement in heavy load mode in the simulation.

Iinv
Vin

Ip

ILb

t1

t1

Fig. 5.6. Constant current achievement in light load mode in the simulation.
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5.2.2 Operation boundaries
Although Ip can maintain constant within an individual operation mode, it might be
different between these two modes. In order to operate across no load to full load, this
single-stage transmitter switches between two modes.
Constant Ip is designed to smooth the load transition as discussed previously. However,
constant Ip is not always preferred when considering the system operation and efficiency
during steady state. In a word, the method and goal of regulating Ip are classified into two
causes. During the dynamic period, Ip is controlled to keep constant. After the system is
stabilized in the new operating point, it is adjusted to achieve system optimum operation.
The details about this motivation and procedure of changing Ip during operation will be
discussed in the next chapter. The operating boundary of Ip and the trajectories for dynamic
adjustment are addressed in this section.
The value of Ip is determined by the IMN and Vab1. Ip_max is defined as the operational
maximum transmitter coil current. The value of Ip_max is selected according to system
design, such as the safety requirement, coil to coil efficiency and the allowed minimum
mutual inductance for certain power delivery. In this work, Ip_max=2 A. Vab1_max is selected
according to the transmitter operation. In this transmitter, Vab1_max=346 V as discussed in
Chapter 4. According to Ip_max and Vab1_max, the IMN is then designed. With a fixed IMN,
different Ip are obtained by changing Vab1. Due to the full bridge inverter topology, Vab1
is controlled by da, db and phase shift phi between the two-phase legs. So, Vab1 is able to be
regulated from Vab1_max to 0. Therefore, the minimum achievable Ip in the heavy load mode
is near 0 A.
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In light load mode, the full bridge inverter is replaced by a half-bridge inverter. The
maximum Vab1 in this mode is reduced compared with heavy load mode. Based on the Vbus
and IMN in this design, Vab_hb_max=216 V, and Ip_hb_max=1.25 A. Since db is the variable
used to adjust Ip in the light load mode, the minimum Ip is limited by db. The duty cycle
limit for phase leg A is discussed in Section 4.2 is also applicable to db. In order to maintain
ZVS operation, db should be maintained above 0.25 for the ZVS tank, as designed in
Section 4.2. In this case, Ip_hb_min=0.88A.
The boundaries of the operation are summarized in Fig. 5.7(a). The blue area is the
preferred operation area. In the heavy load, Ip is able to change from zero to Ip_max. In the
light load mode, Ip is limited by the half-bridge inverter operation. The green area where
25 W<Po<50 W is an operational area, but it is not preferred due to low efficiency
according to the loss curve shown in Fig. 4.24. Hard switching occurs in the grey area. So,
control effort should be made to avoid operation in this area.
Constant Ip can be maintained in the heavy load mode. A different value of Ip might be
obtained after transitioning to light load mode. When the required power changes widely,
the transmitter needs to switch between these two modes. During the mode switching
transient, Ip changes under some conditions. The transmitter operational area is split into
four sub-areas, as shown in Fig. 5.7(b). If the modes are switched between Light_A and
Heavy B, Ip is able to maintain constant. However, if the mode switches between Light_A
and Heavy_A, or Light_A and Heavy_C, then Ip cannot keep constant. If the receivers do
not have active switches (for example, only have a diode rectifier), the power delivered to
the receivers will change unexpectedly. However, in practice, receivers typically are
actively controlled [24],[139]. A traditional way is to add a subsequent dc-dc converter at
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the output of diode rectifier for output voltage/power regulation. Especially in the multiple
receiver application, the independent regulation of power flow to each receiver cannot be
achieved by a single controller at the transmitter side. Various types of receivers require a
different amount of power at different charging stages. So, system operation requires
receivers have individual control for output regulation. When Ip changes, receivers still
have the capability of regulating power independently with this dc-dc converter.
Depending on the implemented dc-dc converter, regulation is limited. The receiver
regulation range and system operating range will be discussed in the next chapter.
Assuming the receivers in the system have autonomous control capability. The
rectifiers can still obtain the required power or/and constant output voltage with the change
of Ip at different operation modes. However, if Ip changes abruptly, it will bring voltage
overshoot or undershoot at the receiver side. To improve the dynamic performance, Ip is
controlled to be gradually adjusted to the desired value in the current operation mode. Then,
transitions between modes occur with constant Ip during the transient. This idea is
presented in Fig. 5.7(b). The preferred control trajectory for Ip is shown in the green curve.
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High efficiency operation

Low efficiency operation
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(a) Operation boundary.

Preferred transient
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(b) Consideration of preferred transient trajectory.
Fig. 5.7. Operation boundary over full power range.
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5.2.3 Wide power range operation
To obtain high efficiency at wide load range, heavy load mode and light load mode should
be enabled at the proper operating range as discussed in section 4.4. The transmitter
operates in light load mode for Po < 50 W, and in heavy load mode for 50 W < Po < 100 W
for low loss according to Fig. 4.24. So, the mode transition occurs at power near 50 W.
There are different methods to sense the real-time power, including (1) monitoring the
input voltage and input current, then calculating power in the controller, or (2) detecting
the output current and voltage. However, considerable effort has to be made to detect
output parameters due to high frequency operation. To save the extra sensing effort, known
parameters da and Vbus are proposed to estimate the power. By utilizing this approach, the
control diagram considering mode switching is shown in Fig. 5.8.
As discussed above, da is adjusted to maintain constant Vbus via the voltage loop at
different load condition. In other words, da indicates the power level when operating in
heavy load mode. According to Fig. 4.6, da is 0.35 when power is near 50W. Define
da,min=0.35. When da,min>0.35, indicating Po>50 W, the converter operates in heavy load
mode. When da< da,min, the converter switches to light load mode to maintain high
efficiency. During load transitions, the duty cycle might have undershot as shown in
Fig. 5.5. To avoid false triggering from overshoot during the transition, a delay time tdelay
is set in the controller. If da maintain below 0.35 for a time longer than tdelay_htl, the mode
switching process is triggered. In practice, a counter tcounter in the controller is used to
monitor the time when da< da,min is sensed. So, when both da< da,min and tcounter < tdelay_htl are
satisfied, the process of switching from heavy load mode to light load mode is started.
Another constraint is added to avoid hard switching operation. As discussed in Chapter 4,
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the transmitter runs into hard switching when da <0.25. Thus, da is clamped at 0.25 in the
controller when the feedback loop asks for a lower value.
When the converter works in light load mode, da cannot be used to estimate the power
because of VDR operation. But, the average bus voltage changes along with the load during
light load mode as shown in Fig. 4.12. Thus, the sensed Vbus is used to estimate the power
level in light load. Since the converter will not operate in light load mode at power level
higher than 50 W, Vbus,min_light is defined at Po=50 W according to Fig. 4.12. The condition
for switching from light load mode to heavy load mode is Vbus < Vbus,min_light. To avoid
erroneous switching actions caused by noise in the sensing circuit, a delay time is
implemented. Only when Vbus is lower than Vbus,min_light for a duration of tdelay_lth, will mode
switching occur.
To avoid overloading of this converter, the allowed maximum power is defined and the
method of monitoring this overload is implemented. According to (4-3), the relation
between Vbus and input current iin is derived based on da, for a fixed Lb and fs

Vab1=f(da)
vbus
Vref

ve

H(s)

Gc(s)

da

Vbus

1/Vm

Vin

PLL

Inverter

Vab1

IMN

Ip

Rectifier
Mode
switch

Po=g(vbus ,vc)

Transmitter
Power Stage

Fig. 5.8. Control diagram with mode switching for a wide power range.
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𝑉𝑏𝑢𝑠 =

2 ∙ 𝐿𝑏 ∙ 𝑓𝑠 ∙ 𝑉𝑚
𝑑 2 ∙ 𝑉 ∙ sin(2𝜋𝑓𝑙𝑖𝑛𝑒 ∙ 𝑡)
2 ∙ 𝐿𝑏 ∙ 𝑓𝑠 − 𝑎 𝑚
𝑖𝑖𝑛 (𝑡)

(5-3)

The maximum duty cycle da_max is determined as 0.5 in Chapter 4. At full load, da
approaches da_max. If the power is further increased, da maintains at da_max, and the bus
voltage starts to drop, as shown in Fig. 5.9. Generally, the allowed maximum power is
limited by the rating of hardware components. In this converter, the current rating of the
GaN FET is 8A, and the peak current rating of the diode is 4.5A. Considering the derating
factor 0.7, the allowed peak current is 3A. Based on this limit, Iin_rms_max=1.05 A, and
Pmax=126 W. According to the plot, da=da_max and Vbus<Vbus,min_heavy=320 V are utilized to
determine the overload condition.
According to the discussion above, the control flowchart for the single-stage transmitter
at full power range operation is shown in Fig. 5.10. The transmitter starts at light load
mode. During the startup period, VDR charges Vbus from 0 to 2Vm via diodes. So, soft start
is achieved.
In the light load mode, the transmitter monitors power by sensing Vbus. If
Vbus>Vbus,min_light, it keeps running in this mode for high efficiency. If Vbus maintains higher
than Vbus,min_light for tdelay_lth , the transmitter switches to heavy load mode.
In the heavy load mode, da is adjusted by voltage loop controller. If da< da_min for
tdelay_htl, transmitter switches back to light load mode. If da_min< da <da_max, it maintains in
heavy load mode. If da keeps at da_max and Vbus,min_heavy <Vbus< Vbus,min_norm, the transmitter
runs above the rated power level, but is still in the safe range. If Vbus<Vbus,min_heavy, the
transmitter should shut down to prevent component damage from overloading.
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Vbus (V)

Prate

Pmax

Iin_rms (A)
Fig. 5.9. The definition of Pmax.
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TX start

Light load mode

No

Vbus <Vbus,min_light & tcounter>tdelay_lth
Yes

Heavy load mode

da<da,min & tcounter>tdelay_htl

Yes

No

No

da=da,max & Vbus <Vbus,min_heavy
Yes

TX off
Fig. 5.10. Control flow chart for wide load range operation.
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5.3 ZVS detection
5.3.1 Operation principle
A simple and effective ZVS detection method with negligible power loss is introduced
in this section. The voltage slope of the switching node is sensed and converted to a dc
voltage. This dc signal is used to detect ZVS status without the assistant of auxiliary
switches.
Fig. 5.11(a) shows the schematic of the proposed ZVS detection method. A half-bridge
inverter (S1, S2, C1 and C2) is utilized to demonstrate the ZVS detection principle. This
detection circuit consists of a high pass filter and a half-wave rectifier. Cf and Rf form a
high pass filter, resulting in a voltage Vhf with the magnitude proportional to the switching
node dVA/dt. Since ZVS operation gives low dVA/dt and hard switching provides high
dVA/dt, the amplitude of Vhf indicates ZVS status. In order to sense the magnitude of Vhf , a
half-wave rectifier (Df, Ro and Co) is used to convert pulse-wave Vhf to a dc voltage VZVS.
Vth is the threshold voltage that is used to distinguish ZVS and hard switching. The output
of comparator presents ZVS status by comparing VZVS to Vth . Because of the half-wave
rectifier, the only upper device is detected in this detection circuit in Fig. 5.11. A slight
modification can be implemented to enable ZVS detection for both upper and bottom
devices as shown in Fig. 5.14.
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(b) Waveforms

Fig. 5.11. ZVS detection method in half-bridge configuration.
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5.3.2 Design considerations
Cf is added to the switching node, so small capacitance is preferred in this circuit. In
this work, Cf is selected according to the available lowest capacitance. In addition, the
voltage rating should be higher than Vdc.
There are several considerations for the selection of Rf. To get the voltage slope dVA/dt,
the cutoff frequency of this high pass filter fo is much higher than switching frequency
fo>>fs, where fo=1/(2·π·Rf·Cf). In addition, small resistance should be selected to limit the
power loss on Rf. The power dissipated in the resistor Pdis≈(Cf·dVA/dt)2·Rf. Moreover, Rf ,
Ro and Co will impact the steady-state value and transient values of VZVS.
The steady-state value of VZVS represents the peak magnitude of dVA/dt. The transient
of VZVS determines the delay time of ZVS detection. The relation between VZVS and design
parameters (Rf ,Df, Ro and Co) will be discussed next.
The current flows through Cf is Ihf=Cf ·dVA/dt. Based on the operating point, dVA/dt is
determined, and Ihf is considered as a current source. The ZVS detection circuit is
simplified as shown in Fig. 5.12(a). During the rising edge of VA, Ihf flows through Rf and
the half-wave rectifier. The time duration of this period is td. The equivalent circuit is
shown in Fig. 5.12(b). The forward voltage of Df is Vd. A Schottky diode with small Vd is
preferred in this circuit. During the rest of the period (Ts-td), Co is discharged through Ro
as shown in Fig. 5.12(c). By averaging VZVS in one switching period
𝐶𝑜

𝑑〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠
𝑑
1
𝑉𝑑
+ ( + ) ∙ 〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠 − 𝑑(𝐼ℎ𝑓 − ) = 0
𝑑𝑡
𝑅𝑓 𝑅𝑜
𝑅𝑓

where d=td/ Ts. Ts is the switching frequency. Then 〈VZVS〉Ts is
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(5-4)

〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠 (𝑡) =

𝑉
𝑑 ∙ (𝐼ℎ𝑓 − 𝑅𝑑 )
𝑓

𝑑
1
+
𝑅𝑓 𝑅𝑜

𝑡

𝑡

(1 − 𝑒 −𝜏 ) + 〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠 (𝑡− ) ∙ 𝑒 −𝜏

(5-5)

where 〈VZVS〉Ts(t-) represents initial average VZVS, and τ= Co/(d/Rf +1/Ro). Vd is small if
implementing Schottky diode and Rf is relatively large, so Vd /Rf in (5-5) is negligible.
According to (5-5), VZVS during steady state is approximately
〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠 ≈

𝑑 ∙ 𝐼ℎ𝑓
+ 〈𝑉𝑧𝑣𝑠 〉 𝑇𝑠 (𝑡− )
𝑑
1
+
𝑅𝑓 𝑅𝑜

(5-6)

According to (5-6), larger Ro provides larger 〈VZVS〉Ts which will help obtain higher sensing
resolution and higher immunity to noise. Meanwhile, according to (5-5), large Ro and Co
will increase the transient time which delays the detection signal. In addition, Ro and Co
will also impact the ripple of VZVS. Consequently, there is a tradeoff between these aspects
for the selection of Ro and Co.
The maximum allowed dVA/dt, which indicates the boundary of ZVS and the hard
switching operation, is defined based on the converter design. Then the upper limit of Ihf
(Ihf_max)and lower limit of d (d_min) are derived from the maximum dVA/dt. Vth is obtained
by taking Ihf=Ihf_max and d=d_min into equation (5-6), Vth =〈VZVS〉Ts. The detection delay time
is determined by τ in equation (5-5).
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(b) Equivalent circuit when Df conducts
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(c) Equivalent circuit when Df is off

Fig. 5.12. Simplified ZVS detection circuit.

5.3.3 Discussion of several applications
This ZVS detection method is also applicable in the full bridge inverter as shown
inFig. 5.13. The same detection circuit is used for phase leg A and B. VZVS presents the
maximum of the voltage slope of both phase legs. If VZVS exceeds Vth, there are three
different possibilities: (1) Only phase leg A loses ZVS; (2) Only phase leg B loses ZVS;
(3) Both of them lose ZVS. Turning off all the switches is a simple solution for protection.
Alternatively, extending the dead time of one phase leg only can help determine the hard
switched phase leg.
The half-wave rectifier detects the rising edge of VA, and therefore only offers ZVS
detection for the upper switches. A full bridge rectifier can be utilized instead of the halfwave rectifier to convert both positive and negative Vhf to a dc voltage. Therefore, the rising
edge and falling edge of VA are both sensed, as shown in Fig. 5.14. Consequently, ZVS
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Fig. 5.13. ZVS detection in a full bridge configuration.
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Fig. 5.14. ZVS detection for both upper and bottom devices.
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of the upper switch and the bottom switch are detected. The analysis of this circuit is similar
to the method for the half-wave rectifier.
If the converter operates symmetrically, only sensing one edge of each phase leg is
enough for ZVS detection. The symmetric operation is defined in one phase leg. Before
one switch turns on, the resonant current is the same or near the same, in terms of
magnitude and direction, as the other one before turning on. For example, the typical
resonant converter has a symmetric operation. For this single-stage transmitter, it is
approximated to the symmetric operation because ZVS tank current dominates the resonant
current before devices turning on. And ZVS tank provides symmetric peak current for
devices. Therefore, a simple half-wave rectifier detection circuit is implemented in this
work.

5.4 Experimental verification
In order to verify proposed closed-loop control for constant Ip in Section 5.1, the full
power operation in Section 5.2, and ZVS detection in Section 5.3, the experimental results
are shown in following Section 5.4.1, Section 5.4.2 and Section 5.4.3 respectively.
5.4.1 Single transmitter with multiple receivers in heavy load mode
A. Basic operation with two receivers
To verify the capability of the single-stage transmitter to supply multiple receivers, the
prototype is tested with two receivers, as shown in Fig. 5.15. The output current of the
transmitter, IP, drives the transmitter coil Lp. The first receiver (Rx1) is comprised of a
receiving coil Ls1, a resonant capacitor Cs1 and a diode rectifier which converts 6.78 MHz
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AC to DC Vrec which supplies a resistive load R1. The second receiver (Rx2) directly
provides 6.78 MHz ac voltage to a resistive load, R2.
Fig. 5.16 shows the hardware setup of single-transmitter supplying two receivers. The
transmitter coil Lp is a 22 cm × 22 cm rectangular coil. The coil of Rx1, Ls1 is 11 cm×11 cm.
The coil of Rx2, Ls2, is a self-resonant coil with 10 cm outer diameter [39]. Ls1 and Ls2 are
coupled with Lp. Rx1 and Rx2 are placed on top of Lp with negligible distance in the vertical
direction. Since the size of Ls1 and Ls2 are smaller than Lp, the coupling coefficients are
small, k1=0.08 and k2=0.06. Rx1 and Rx2 are placed side-by-side with negligible crosscoupling.
Fig. 5.17(a) and Fig. 5.17(b) show the measured waveforms with two receivers under
different load conditions. The load conditions are detailed in Table 5.1. Iinv reduces when
the load decreases, but Ip maintains constant as expected. Due to the constant Ip, the output
voltage of receivers Vrec and VR2 keep constant at different load conditions. These results
verify the capability of charging multiple receivers with a single-stage transmitter.
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Fig. 5.15. Schematic of two-receiver WPT system.
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Fig. 5.16. Hardware setup.
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Fig. 5.17. Measurement waveform with two receivers.

TABLE 5.1 LOAD CONDITION AND TEST RESULTS FOR TWO-RECEIVER SYSTEM
Case Ip (A) R1(Ω)
A
1.6
100
B
1.64
200

Vrec(V)
52
52

PRX1(W)
27
13
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R2(Ω)
15
20

VR2(V
)
30.5
30.2

PRX2(W
)
62
46

Po(W)
89
59

B. Load step change with two receivers
This test is designed to verify dynamic operation during a load step change through the
control scheme presented in Section 5.1. The same hardware setup as shown in Fig. 5.16
is used. R1 is implemented with an electronic load and R2 is a fixed load resistor. The input
parameters and experimental results are shown in Table 5.2. Steady-state A and B are two
different load conditions. The change of output power is achieved by adjusting the
electronic load R1. R1 is 35 Ω (PRx1=35 W) at steady state A, and changed to 87 Ω (PRx1=14
W) for state B. PRx2 is 50 W at steady-state A and maintains PRx2=50 W at state B.
As seen in Table 5.2, the bus voltage follows the reference voltage Vth. There are a few
volts of discrepancy between the measured bus voltage and the reference voltage. This
1.4% error might come from the accuracy of the sensing circuit of Vbus and the controller
design. The output current of transmitter Ip remains constant during the load step change.
In addition, the output voltage of the diode rectifier Vrec maintains constant since the
coupling coefficient between the transmitter and receiver coil does not change during the
test.
Fig. 5.18 and Fig. 5.19 show the transition during the load step-down change in open
loop and closed-loop, respectively. In Fig. 5.18, Vbus, Vrec and Ip increase significantly after
changing the load.
In contrast with the open loop performance, Vbus , Vrec, and Ip with closed-loop control
remain nearly constant before and after load step change, as shown in Fig. 5.19. The
zoomed in waveforms show that Iin is in phase with Vin and exhibits a sinusoidal waveform.
Vrec is smooth. Iinv contains some harmonic components, and Ip achieves sinusoidal
waveform with negligible harmonics because of the IMN.
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TABLE 5.2 MEASUREMENT RESULTS OF CLOSED-LOOP CONTROL
State
A
B

Vin/V
120
120

Vref/V
340
340

Vbus/V
335
337

Ip/A
1.45
1.5

Vrec/V
35
35.6

Po/W
85
64

Vin
(300V/div)
ILb
(3A/div)
Iin
(1.5A/div)
Vbus
(250V/div)

time (1s/div)

t1

(a) Rectifier waveform

Iinv
(500 mA/div)

Ip
(2 A/div)

Vrec
(25V/div)
time (1s/div)

t1

(b) Inverter waveform
Fig. 5.18. Experimental results of load-step change with open loop control.
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time (1s/div)
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time (100 ns/div)
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Fig. 5.19. Experimental results of load-step change with the closed-loop controller.
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C. Dynamic operation with three receivers
This test is designed to verify the system performance when there is receiver added or
removed from the system during operation.
Fig. 5.20 shows the schematic of the transmitter supplying three receivers. All receivers
are full bridge diode rectifiers. Fig. 5.21 shows the hardware setup of this configuration.
The transmitter coil, receiver coil 1 and receiver coil 2 are the same coils used in Section B.
Another receiver, coil 3 is added to the system. Coil 3 is a self-resonant coil with 7 cm
outer diameter. Since these three receivers are placed side-by-side with large distance, the
cross-coupling effect is negligible.
Fig. 5.22 shows the performance when the additional receiver drops into the charging
area is removed from the system in open loop. Initially, from t1 to t2, RX1 and RX2 are
placed on the charging field. At t2, RX2 is removed. So, Vrec2 drops to zero as expected.
Meanwhile, Ip increases, therefore Vrec1 increases. When the load becomes light, Vbus
increases without feedback control. In addition, Vab is not regulated to maintain constant.
Thus, Vrec1 increases after RX2 is removed during t2 to t3. At t3, RX3 is inserted into the
system. As shown in the plot, Vrec3 increases. Since the load becomes heavier, the bus
voltage decreases, and the decreased Vbus causes a voltage drop on Vrec1. At t4, RX2 is placed
on the edge of the charging system. Vrec2 becomes smaller than the value at the beginning
because of the smaller coupling coefficient on the edge. At the same time, both Vrec1 and
Vrec3 decrease during the period from t4 to t5 due to the reduced Vbus. At t5, when removing
RX3, Vrec1 and Vrec2 increase.
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Fig. 5.20. Schematic of WPT system with three receivers.
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Fig. 5.21. Hardware setup of WPT system with three receivers.
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Fig. 5.22. Measurement results with open loop control.

Fig. 5.23 gives the test result with closed-loop control following the similar test
procedure as discussed above. According to the results, when adding new receivers into
the system or removing them from the system, the output voltage of other receivers remains
constant without any additional control effort at the receiver side. Fig. 5.24 shows the
power delivered to each receiver. As seen, the power of each individual receiver maintains
constant during the whole period of adding and removing the load. This behavior verifies
the operation of other receivers is not impacted during dynamic load change.
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Fig. 5.23. Measurement results with closed-loop control.
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Fig. 5.24. Power change on the three receivers with closed-loop control.
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5.4.2 Dynamic operation over a wide power range
The dynamic operation of the transmitter at a wide power range is verified using the
test setup shown in Fig. 5.16. The power of RX1 is changed via adjusting the electronic
load R1. The load of RX2 maintains constant.
As discussed in Section 5.2.1, there are three cases occur that when processing mode
switching. Two of them (between Light_A and Heavy_A, or Light_A and Heavy_C) result
in Ip varying between two operation modes. They are named Case 1 in this section. Another
situation (between Light_A and Heavy_B) is titled Case 2. Case 2 has the same Ip in two
modes. Both of Case 1 and Case 2 are verified experimentally.
Heavy load mode and light load mode are named as HLM and LLM respectively in the
experimental waveforms and tables for simplification.
A. Case 1
The measured waveforms are shown in Fig. 5.25. Finally, the transmitter works in
heavy load mode and supplies 80 W output power. At t1, the load drops to 62 W. A transient
is observed due to voltage loop regulation. Output power maintains at 62 W during t1 to
t2_1. At t2_1, the load is set to 23 W. The PI controller brings da lower than da,min. At t1_1,
both da< da,min and tcounter < tdelay are satisfied. So, transmitter switches to light load mode
by turning off phase leg A and turning on Ma1 and Ma2. During t2_2 to t3_1, the transmitter
provides 23 W in light load mode operation. At t3_1, the load increases to 60 W. Vbus drops
to 310 V with the increased load due to VDR operation. Vbus is detected lower than
Vbus,min_light=315 V at t3_2. According to the control flowchart in Fig. 5.10, the transmitter
returns to heavy load mode. The procedure of this test is summarized in Table 5.3.
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TABLE 5.3 LOAD SWITCHING TEST
Time
t0
t0~ t1
t1
t1~ t2_1
t2_1
t2_2
t2_1~ t3_1
t3_1
t3_2
t3_2~ t4

Action
initial state
steady-state
load change
steady-state
load change
transient
steady-state
load change
transient
steady-state

Operation mode
HLM
HLM
HLM
HLM
HLM
HLM to LLM
LLM
LLM
LLM to HLM
HLM

Power Level
76 W
76 W
62 W
62 W
23 W
23 W
60 W
60 W

The receivers implemented in this experiment don't have power regulation capability.
So, when the transmitter switches from heavy load mode to light load mode, the output
power changes unexpectedly. For example, when the receiver load is set to 55 Ω, with
Vrec=35 V and Prec=23 W. But when Ip drops in light load mode, with 55 Ω load, Vrec =25 V
and the receiver only picks up 12 W. As discussed in 5.2.1, if dc-dc converter is placed at
the output of diode rectifier, the output power is able to be controlled at the desired value.
This research work mainly focuses on the transmitter design, so, efforts are not made on
the receiver design and optimization. Since this test is designed to verify the full power
operation of the transmitter, when changing the load at t2_1, 27 Ω instead of 55 Ω is used.
After the transmitter enters into light load mode, the desired 23 W power at the output is
obtained. The same consideration is applied in the transient from light load mode to heavy
load mode.
The experimental waveform is shown in Fig. 5.25. Experimental results of mode
switching verify the wide power operation of the transmitter in Case 1. During the load
step change in their current operation mode, Vbus keeps constant, Ip maintains constant and
receiver obtains the required power. When operation mode changes, Ip changes smoothly.
This change results in a variation of power due to the lack of active receiver control.
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Fig. 5.25. Experimental results of mode switching in Case 1.
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t4

B. Case 2
To verify the operation in Case 2, the same test as Case 1 is run, but using an Ip in heavy
load mode that is close to Ip in the light load mode Ip_hb. So, during the transient, current Ip
barely drops as shown in Fig. 5.26. Therefore, Vrec keeps nearly constant between these
two modes.
5.4.3 ZVS detection
Fig. 5.27 shows the experimental waveforms of ZVS detection. Fig. 5.27(a) and
Fig. 5.27(b) verify the simple solution when a loss of ZVS is detected. At t1, hard switching
occurs on both of the two phase legs, so VZVS increases. At t2, VZVS reaches Vth, and the
output of the comparator becomes high. After sensing the high-level signal, the DSP turns
off all the switches to prevent continuous hard switching. There are two delay times shown
in this measurement waveform. The delay from t1 to t2 is expected and occurs due to
charging Co which is discussed in Section 5.3.1. It can be adjusted by changing Rf, Ro and
Co according to equation (2) with the consideration of the aforementioned tradeoffs. The
delay from t2 to t3 is caused by the processing time of detection in DSP.
Fig. 5.27(c) and Fig. 5.27(d) show the second solution. When hard switching is
detected at t1, the first attempt is to extend the dead time. If ZVS can be regained by a larger
dead time, converter operation is maintained. If not, then all the gate signals of the switches
are turned off as in the first solution.
The total loss of this detection circuit is 11 mW which is obtained based on simulation
and the parameters from the datasheet.
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(b) Inverter waveforms
Fig. 5.26. Experimental results of mode switching in Case 2.
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t4

TABLE 5.4 DESIGN PARAMETER OF ZVS DETECTION
Symbol
Vbus
fs
S1~S4
DfA/DfB
CfA/CfB
RfA/RfB
Ro
Co

VZVS

Vth
t1 t2

VA

Value
200 V
6.78 MHz
GaN FETs
ZHCS400
4 pF
20 Ω
200 Ω
20 nF

VZVS

t3

VB

Hard switching

VA VB

t1

(a) ZVS detection and protection

(b) Zoom in waveform of (a)

VZVS
VA VB

Start hard switching
t2 Increase dead time t3
t1

ZVS

t3

(c) Deadtime extension

Regain ZVS

(d) Zoom in waveform of (c)

Fig. 5.27. Measurement waveforms.
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5.5 Summary
This chapter proposes a closed-loop control scheme to achieve current source behavior
at the output of the single-stage transmitter, which is the transmitter coil current. This
current source behavior enables smooth transient when simultaneously charging multiple
receivers with a single transmitter. By controlling the duty cycle and phase shift, and
designing a proper IMN, the transmitter coil current is regulated. Based on the provided Ip,
the receivers individually receive their required power without disturbing the adjacent
loads. The experimental and simulation results agree with the analysis. A constant current
is achieved at the output of the transmitter. A well-regulated transition is demonstrated with
load step change and load dynamic change in the heavy load mode to verify the
functionality and feasibility.
The full load range operation is achieved by the cooperation of heavy load mode and
light load mode. Two different cases are discussed. The first case is when the Ip is different
in the two modes, and the second case is that two operation modes have the same value of
Ip. Both instances are verified in the experiments.
A ZVS detection method effectively detects non-ZVS operation with minimal circuitry,
simple control and low loss. This method is applicable for half-bridge and full bridge
configurations.
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6

WPT SYSTEM OPERATION WITH SINGLE-STAGE
TRANSMITTER

Chapter 5 has introduced the operation of the single-stage transmitter under dynamic
load changes. In this chapter, the operation and control scheme of the WPT system with
the implementation of the single-stage transmitter is discussed.
There is always a limited operating range for the WPT system. A system control
scheme is required to help the transmitter and receivers work within this range. Within the
operating range of all devices, system efficiency optimization can be used to determine the
operating point.
Constant transmitter current helps smooth the transient when the load changes. It is
essential for the multiple receiver application where load changes dynamically. However,
during the steady state, variable Ip helps provide a large operating range and optimize the
system efficiency.

6.1 WPT system configuration
Fig. 6.1 gives a typical WPT system structure. It is comprised of a transmitter unit and
receiver unit. The power is delivered from the transmitter to receive through the resonant
coupling. The communication between these two units is achieved via 2.4 GHz Bluetooth.
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Fig. 6.1. A4WP WPT system baseline system configuration [14].

6.1.1 Transmitter configuration
The structure of the transmitter unit, shown in Fig. 6.1, includes a power supply
(rectifier), inverter and an IMN. As discussed previously, this structure is a two-stage
transmitter, or multiple stage transmitter depending on the topology of the power supply.
In this research work, a single-stage transmitter is introduced to replace the conventional
structure for high efficiency and reduced part count. Meanwhile, it is also designed to
support system operation with multiple receivers.
Since the details of the transmitter operation have been discussed in the previous
chapters, this section focuses on the investigation of the reactive load range for the singlestage transmitter.
The analysis in Chapter 4 assumes the load of transmitter ZPa is a purely resistive load.
However, when considering the practical system operation, ZPa is determined by the
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receivers and the coupling between the transmitter coil and receiver coil. Thus, ZPa might
have a wide reactive range. Large reactive load impacts the transmitter operation. ZPa is
comprised of a real part and imaginary part in Fig. 6.2(a).
𝑍𝑃𝑎 = 𝑅𝑃𝑎 + 𝑗𝑋𝑃𝑎

(6-1)

Then, the output impedance of inverter Zinv is
𝑍𝑖𝑛𝑣 = 𝑅𝑖𝑛𝑣 + 𝑗𝑋𝑖𝑛𝑣

(6-2)

𝑅𝑖𝑛𝑣 =

𝐿𝑓 ∙ 𝑅𝑃𝑎
2
2
𝐶𝑓 ∙ (𝑅𝑃𝑎
+ 𝑋𝑃𝑎
)

(6-3)

𝑋𝑖𝑛𝑣 =

−𝐿𝑓 ∙ 𝑋𝑃𝑎
2
2
𝐶𝑓 ∙ (𝑅𝑃𝑎
+ 𝑋𝑃𝑎
)

(6-4)

The equivalent circuit after reflecting ZPa to Zinv is shown in Fig. 6.2(b).According to
(6-4), if ZPa is inductive, Zinv becomes capacitive and vice versa.
Three factors determine the boundary of the reactive load range: (1) ZVS operation
condition; (2) Conduction loss from circulating current; and (3) High voltage stress from
the reactive load.
Large inductive ZPa results in a capacitive load on Zinv which eventually causes hard
switching. So, the range of inductive load is determined by ZVS operating range. The
switching node voltage VAB, ZVS tank current and inverter output current Iinv are plotted in
Fig. 6.3. The leading phase leg (phase leg A) will lose ZVS first, so, the impact of the load
current on this phase leg is used to determine one of the boundaries. At heavy load, there
is 0.5 A buffer from ZVS tank design. So, the allowed maximum capacitive inverter current
Iinv_capacitive(t=0)=0.5 A. As long as this condition is satisfied, soft switching is maintained.
Fig. 6.4(a) shows the load range for ZVS operation.
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Capacitive ZPa helps maintain ZVS by providing circulating current of the correct
polarity. However, large circulating current increases the loss in the devices and the output
filter. Fig. 6.4(b) shows the reactive load boundary for the converter maintaining higher
than 80% efficiency at the full power level.
Increased circulating current also increases the voltage stress on the capacitors in IMN.
For the MLCC implemented in the IMN, over-voltage will cause failure. The voltage rating
of the capacitors in the IMN is 500 V. With 80% voltage derating, the maximum allowed
voltage on the capacitors is 400 V. The voltage cross Cr and Cf are
𝑉𝑎𝑏
1
𝑉𝐶𝑟 =
∙
𝑗𝜔𝐶𝑟
2
2
√(𝑅𝑖𝑛𝑣
+ 𝑋𝑖𝑛𝑣
)
𝑉𝐶𝑓 =

𝑉𝑎𝑏

∙

1
(𝑅𝑝𝑎 + 𝑗𝑋𝑝𝑎 + 𝑗𝜔𝐿𝑓 ) ∙ 𝑗𝜔𝐶

𝑓

1
2
2
√(𝑅𝑖𝑛𝑣
+ 𝑋𝑖𝑛𝑣
) 𝑅𝑝𝑎 + 𝑗𝑋𝑝𝑎 + 𝑗𝜔𝐿𝑓 + 𝑗𝜔𝐶𝑓
Based on this voltage limitation, the load range is given in Fig. 6.4(c).

(6-5)

(6-6)

By considering the three factors above, the reactive load range is shown in Fig. 6.4(d).
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Fig. 6.2. Output network of the inverter.
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Fig. 6.3. The impact of reactive current on ZVS operation.
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Fig. 6.4. Reactive load range of the transmitter.
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6.1.2 Receiver configuration
The configuration of a typical receiver is shown in Fig. 6.5. It is comprised of the
resonator (Ls and Cs), a full-bridge diode rectifier, and a dc-dc converter. This resonator is
used to filter out other harmonic content. The diode rectifier converts 6.78 MHz ac to a dc
voltage. The following dc-dc converter is added for output voltage VL regulation. Zrec is the
equivalent impedance of the receiver, Rdc is the input resistance of the dc-dc converter, and
RL is the actual load. In practice, RL is often a battery. The induced voltage across the
receiver coil is Voc=jωM·Ip. Voc is determined by the mutual inductance M between the
transmitter coil and the receiver coil, and Ip. The dc-dc converter implementation is selected
according to the system configuration. If Vrec is always higher than the required VL, a buck
type converter is preferred. Considering a wide range of Vrec for the desired VL, then the
buck-boost type is regulated, Buck converter is used in [24], and buck-boost is utilized in
[147]. With this dc-dc converter, the receiver has a control variable Rdc. Taking a buck
converter as an example.
𝑅𝑑𝑐

𝑅𝐿
𝑉𝐿2
= 2=
𝑑
𝑃𝐿 ∙ 𝑑 2

(6-7)

where d is the duty cycle of the buck converter, and PL is the output power.

Is

Vrec

Ls

VL

Cs

Voc

Rdc

Zrec

dc-dc

Rs
Fig. 6.5. Simplified receiver configuration.
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RL

The receiver has limited operating range. The induced voltage Voc on the receiver coil
is limited by the standard for a specific application, the voltage rating of devices and
efficiency. Voc_max is defined to address this limitation. Similar rules are applicable to the
receiver coil current Is_max. The receiver power PL and Is_max set a limit on the minimum
induced voltage Voc_min. When Voc =Voc_min, the desired Po should be delivered while
satisfying Is <Is_max. So, Voc_min is derived in (6-8). Is_min is obtained by considering PL and
Voc_max in (6-9). Voc is a 6.78 MHz sinusoidal voltage. Ideally, Vrec is equal to the peak value
of Voc. Since Vrec is a dc voltage, it is used to discuss the receiver operating range instead
of Voc for simplification in this work. Equation (6-10) and (6-11) address the receiver
operating range with Vrec.
In addition, when implementing different types of the dc-dc converter at the output of
diode rectifier, there is another limit on Vrec. Take a buck type converter as an example,
Vrec should be at least larger than VL, Vrec>VL. So, the range of Vrec with a buck converter
is updated in (6-12).
The operating range of the receiver in terms of output power PL, Is and Vrec is given in
Fig. 6.6(a). Fig. 6.6(b) shows the case with a buck type dc-dc converter at the output of
diode bridge rectifier.
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𝑉𝑜𝑐_𝑚𝑖𝑛 =

𝐼𝑠_𝑚𝑖𝑛 =

𝑃𝑜

𝑃𝑜

(6-9)

𝑉𝑜𝑐_𝑚𝑎𝑥

𝑉𝑟𝑒𝑐_𝑚𝑖𝑛 = √2𝑉𝑜𝑐_𝑚𝑖𝑛 =

𝐼𝑠_𝑚𝑖𝑛 =

(6-8)

𝐼𝑜𝑐_𝑚𝑎𝑥

√2𝑃𝑜
𝐼𝑠_𝑚𝑎𝑥

√2𝑃𝑜
𝑉𝑟𝑒𝑐_𝑚𝑎𝑥

𝑃𝐿
𝑉𝑟𝑒𝑐_min_𝑏𝑢𝑐𝑘 = 𝑚𝑖𝑛 (
,𝑉 )
𝐼𝑠_𝑚𝑎𝑥 𝐿
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(6-10)

(6-11)

(6-12)
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(a) Basic operating range
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VL

Pmax

PL

(b) Operating range with a buck type dc-dc converter at the output of the diode
rectifier
Fig. 6.6. Receiver operating range.
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6.2 System operating range
The system operating range is determined by the transmitter operating range and
receiver operating range. By combining the range of these two converters, the overlap area
is the system operational range. Fig. 6.7 shows several different cases of system operating
range. The X-axis is the power level, and Y-axis is the transmitter current Ip and the output
voltage of diode rectifier voltage Vrec. Both of Ip and Vrec are given by the Y-axis in these
plots because they have proportional relation for any given M.
Case 1 shows that transmitter is able to supply this receiver from no load to full load.
The maximum Vrec in the heavy load mode and in the light load mode is limited by Ip_max
and Ip_hb_max, respectively.
The receiver in Case 2 also obtains the required power at full range. But, the supplied
Ip in the heavy load mode should be controlled to keep Vrec below Vrec_max.
To supply the full power range for the receiver in Case 3, the transmitter keeps its
operation in the light load mode. The maximum transmitter coil current is limited by the
half-bridge inverter.
In Case 4, the transmitter is not preferred to supply the receiver in a certain power range
that is defined as Pinvalid, because this range causes low efficiency on the transmitter.
There is an invalid power in the middle that cannot be supplied by the transmitter in
Case 5. When the receiver requires power in this range, the transmitter has to ask it to
reduce the required power or increase the power. If the receiver does not accept power
change request, then it must shut down.
Case 6 addresses the situation with three receivers. Each receiver might have different
characteristics as introduced in Case 1 to Case 5. So, the system can handle the only
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operation at the overlapped area for all of the units. In this case, the transmitter only
provides a constant Ip through all the situation, there will be a reduced system operating
range. For example, a large value of Ip gives the derived power and Vrec for receiver 1, but
it causes over-voltage on receiver 2. So, the cooperation between a single transmitter and
multiple receivers requires a system level controller and communication.

6.3 The impact of variable Ip on system efficiency
With the control scheme of the single-stage transmitter, Ip is regulated to the desired
value by adjusting Vab1 according to (3-51). Maintaining Ip constant helps smooth the
transient when the load changes. However, implementing the same value of Ip overall a
wide power range decreases system efficiency. In order to investigate the impact of various
Ip on the system efficiency, the loss from the transmitter, transmitter coil, receiver coil and
diode rectifier with respect to Ip is estimated. The sum of these losses is the total loss of the
system.
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Fig. 6.7. System operating range.
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6.3.1 The impact of variable Ip on the transmitter efficiency
Using the loss model developed in Section 4.4, the transmitter efficiency for varying Ip
is shown in Fig. 6.8. Fig. 6.8(a) shows the efficiency versus different Ip in heavy load
mode. The pure resistive load is assumed in this loss estimation. In this work, the
maximum Ip is designed as 2 A as discussed in Chapter 4. In heavy load mode, Ip can be
changed from 0 to Ip_max=2 A. Since the efficiency drops quickly when Ip <0.6 A, it is
ignored in Fig. 6.8(a). Based on a fixed T-type filter, Ip changes proportionally to Vab1.
Large Ip requires large Vab1, therefore small Iinv at the same power level. If Ip is very large,
the loss increase in Lf2 is significant. However, small Ip needs small Vab1. To get the same
power, Iinv increases. Large Iinv causes high conduction loss in devices and in the resonant
tank. Because of these two reasons, the efficiency curves show a non-monotonic shape.
Fig. 6.8(b) shows the efficiency versus Ip in light load mode. In light load mode, due
to the limited duty cycle of the half-bridge, the variable range of Ip is reduced as discussed
in Section 5.2.1. This plot shows that Ip has a minor impact on the efficiency in light load
mode. In addition, the relationship between Ip and the efficiency in this mode is simply
monotonic. Lower Ip gives slightly higher efficiency. Fig. 6.8(c) gives the trajectory of
optimum transmitter efficiency respects to Ip.
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Trajectory of optimum transmitter efficiency
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(c) Model-based trajectory of optimum transmitter efficiency
Fig. 6.8. Transmitter efficiency vs. Ip.
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6.3.2 The impact of variable Ip on the loss of coils and diode rectifier
The loss in the transmitter coil is Pcoil_TX=Ip2· Rp. Rp is the ESR of the transmitter coil.
It is clear that large Ip causes a significant loss in the transmitter coil. The current through
receiver coil is determined by Ip, the mutual inductance of transmitter coil and receiver coil
M and output power Pcoil_RX. When the position of receiver changes, the loss in receiver
coil changes. To estimate the impact of Ip on the coils, an example configuration is used.
Use a transmitter coil (a 22 cm × 22 cm rectangular shape coil, Rp=2.3 Ω) and a receiver
coil (a 12 cm × 12 cm rectangular shape coil, Rs=0.6 Ω) are used to demonstrate the impact
of different Ip on the lossThe loss in the diode rectifier is estimated by averaging Is·VF in a
half switching cycle. The Schottky diode V8PMa2 is used in the estimation. The total loss
of the coils and diode rectifier based on these given parameters is plotted in Fig. 6.9.
Fig. 6.9(a) shows the loss when k=0.06 and Fig. 6.9(b) shows the loss when k=0.12.
Large Ip results in a substantial loss in the transmitter coil and small Ip causes a
significant loss on the receiver coil and diode rectifier. The transmitter coil loss is barely
impacted by the coupling coefficient. However, Is is lower with larger coupling coefficient
at the same power level. So, the loss of the coils with k=0.12 is lower than the loss when
k=0.06.
𝐼𝑠 =

𝑃𝑜
𝑃𝑜
=
𝑉𝑜𝑐 𝜔𝑀𝐼𝑃
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(6-13)
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Fig. 6.9. The loss in the coils and diode rectifier vs. Ip.
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6.3.3 System efficiency optimization with variable Ip
According to the transmitter loss, coils loss and diode rectifier loss, the system
efficiency is calculated and shown in Fig. 6.10, based on the conditionn of k=0.08. The
black dashed line is the trajectory of optimum system efficiency. According to this plot,
reducing Ip at lower power helps maintain high system efficiency.
Note that the system efficiency optimization in practice cannot be achieved without
additional control variable in the receiver side. Typically, the dc-dc converter placed at the
output of dull bridge diode rectifier provides this control variable (Rdc) as discussed in
Section 6.1.2. The system efficiency is optimized by Ip. Both of Rdc and Ip can be used to
control the power delivery. So, with the cooperation of Rdc and Ip, the required power and
the maximum efficiency can be obtained.
Fig. 6.11 presents the process of achieving optimized system efficiency when the
model-based efficiency trajectory is implemented. The utilization of this trajectory is based
on several assumptions. First, all the parameters of the receiver are known. Second, the
coupling coefficient between the transmitter coil and receiver coil is known and fixed, or
real-time measurement of k is implemented. Third, for the system with multiple receivers,
the system efficiency optimization becomes more complicated. It is out of the scope of this
work. So, the system efficiency optimization is based on a single receiver.
The blue dots represent the normal operation points. The normal operation is the control
scheme that maintains Ip the same when the load changes. The green dots show the
optimized operation trajectory. The position of dots is just for demonstration. The absolute
value doesn’t necessarily match with the trajectory shown in Fig. 6.10. Assuming that t0 is
the initial operating point. At t0, Rdc increases which indicate the required output power is
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reduced. Since the controller of the transmitter designed in Chapter 5 keeps the Ip constant,
Po reduces automatically. The period between t0 and t1 demonstrates this process. But the
value of Ip at t1 is not optimized according to the trajectory. So, the controller starts to
change Ip toward the optimized point t2. When the next load step occurs, this process is
repeated.
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Trajectory of optimum system efficiency
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Fig. 6.10. The trajectory of system efficiency optimization.
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Fig. 6.11. The process of achieving system efficiency optimization.

6.4 The control scheme and procedure of the WPT system
6.4.1 System control scheme
This system implements the autonomous control. The transmitter performs as a master,
and receivers are slaves. The transmitter provides Ip through the transmitter coil. All the
receivers pick up the required power individually. The benefit of this control method is that
the load variation of any receiver will not impact the others. In this system, the control goal
of the transmitter is to regulate Ip. Ip is changed to satisfy the system operation requirement
in different load conditions.
In this system, Ip is adjusted to achieve several goals. (1) Ensure all the receivers
operate within the operating range. The output voltage of each receiver Vrec should be lower
than the maximum voltage Vrec_max. At the same time, Vrec should be kept higher than
Vrec_min. (2) If all the Vrec maintain within their operating range, then the system
optimization is considered. Multiple receivers might be placed in the system. Two
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scenarios can be examined in terms of system optimization. Optimize Vrec with the highest
percentage utilization of power. The percentage utilization of power is defined as
Prec/Prec_max. Or maximize the overall system efficiency. The transmitter needs the
parameters from receivers to determine the following actions and operation points.
6.4.2 System control procedure
In order to achieve the system control goal, the control procedure is introduced in this
section.
Each receiver reports the dynamic parameter characteristic value (such as Vrec, VL, IL,
and etc.) and the signal specifications (such as Vrec_min, Vrec_max) to the transmitter. With
these parameters, the transmitter determines the following control action. There are three
states that are defined according to the dynamic parameters from the receiver side.
(1) State 1 addresses the situation that all the receivers operate within the range:
Vrec_min<Vrec<Vrec_max. Under this situation, the transmitter can choose to optimize the
receivers with the highest percentage utilization of power or maximize the system
efficiency. The transmitter adjusts Ip to meet the goal. Take Case 6 as an example. State 1
in case 6 is shown in the green box in Fig. 6.12.
(2) State 2 and State 3 present the situation that at least one of the receivers operates
out of range. State 2 addresses Vrec > Vrec_max, while State 3 indicates Vrec < Vrec_min. If one
or more receivers satisfy Vrec > Vrec_max, Ip should be reduced to the point that Vrec is below
Vrec_max. When Ip is reduced, all the other receivers get smaller Vrec. But as long as their
value is kept within the specific operating range, the required power is delivered by
changing Rdc via the controller in the dc-dc converter. But if Vrec is lower than Vrec_min
during the Ip changing, then the one with lower priority will shut down. When the system
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works within the range of the blue box in Fig. 6.13, State 2 occurs, because Vrec of receiver
2 exceeds the maximum limit.
(3) If all the receivers satisfy Vrec < Vrec_max, but one or more receivers suffer from
Vrec < Vrec_min (State 3), then Ip should be gradually increased to let Vrec of this receiver
meet Vrec_min. But if this action causes the other receivers exceeding Vrec_max, then
transmitter stop increasing Ip to avoid overvoltage. If the system operates in the range of
the red box in Fig. 6.13, State 3 occurs because receiver 1 cannot get the large enough Vrec
for normal operation.
Fig. 6.13 and Fig. 6.14 show the transmitter control scheme with system operation
consideration. Compared to the control diagram shown in Chapter 5, the block including
communication and system operation decision is added. The communication between
transmitter and receiver helps to exchange the dynamic parameters such as Vrec, Irec, Is and
Voc from the receiver side. The transmitter judges the system operation status according to
this information. Then according to the status, the corresponding Ip command is obtained.
Then the controller for transmitter Ip control changes Ip to achieve the required value. To
improve system efficiency, two approaches can be adopted. The first approach is based on
the predicted loss model. The second method is to sweep Ip and measure the system
efficiency. Then, fix Ip at the point with the highest measured efficiency.
The control speed of system optimization should be always slower than the transmitter
control loop and the receiver control loop.
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Fig. 6.12. Demonstration of three system operating states.
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Fig. 6.13. Transmitter control diagram when considering system operation.
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Dynamic parameters of receivers
Vrec,i, Vrec_min,i, Vrec_max,i, Voc,i, Is,i , Irec,i, VL,i, IL,i
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Model based
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Priority: low

State 2:
decrease Ip
Priority: high

IP_command

Fig. 6.14. System control flow chart.

6.5 Experimental demonstration
The experiments are designed to demonstrate the capability of the system operation
with the single-stage transmitter. The single-stage transmitter is used to supply 6.78 MHz
current through the transmitter coil. A full bridge diode rectifier is implemented for the
receiver. There is no dc-dc converter for receiver output power regulation. So, the actual
power delivered from the transmitter to each receiver fully depends on the value of Ip and
the actual load RL. In addition, there is no actual communication hardware implemented in
the system. A button is used to simulate the communication between transmitter and
receiver and send the Ip_command. This simplified WPT system is considered as valid one for
this verification. The main purpose is to demonstrate the capability of the single-stage
correctly responding to the different system status and explore the system level control
scheme for wide operating range, robust operation and efficiency optimized operation.
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6.5.1 Transmitter responses to the system State 2
The experiments in this section and Section 6.5.2 implement the same setup shown in
Fig. 5.20. Three receivers are implemented with diode rectifiers. The operating range of all
the receivers is based on the assumptions: Vrec1_min=1 V, Vrec1_max=25 V, Vrec2 _min=16 V, V
rec2_min=32.5

V, Vrec3_min=5 V, Vrec3_max=15 V. A button is used to simulate the

communication.
As introduced above, when one or more receivers incur an overvoltage, the system runs
into State 2. In this case, the transmitter should reduce Ip gradually to keep all the receivers
within the specified voltage range. Fig. 6.15 shows the system operating range with a single
transmitter TX and three receivers RX1, RX2, and RX3. In the beginning, the system
operates at the initial operating point as shown in Fig. 6.15. At this time, RX2 suffers from
over-voltage issue due to large Ip. According to the control diagram, when the transmitter
has reported the value of the measured Vrec2, and it notices that the system is in the State 2,
it decides to reduce Ip gradually. The power of each receiver should keep constant during
Ip change. This goal can be achieved with the implementation of the dc-dc converter. With
the reduced Ip, RX2 moves into the green area where indicates all limitations are met. Also
notice that when Vrec2 decreases, Vrec1 and Vrec3 would reduce as well. But they are still in
their specified range.
This case is demonstrated in the experimental waveform shown in Fig. 6.16. At t0
where is the initial operation point, Vrec2 is 35 V. In order to reduce Vrec2, the transmitter
decreases Ip step by step. At t4, Vrec2 reaches 32.5 V. Ip stops decreasing and keeps this
value. During this time, Vrec1 and Vrec3 decrease as well. With the smaller Ip, the new system
operation point is approached.
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Fig. 6.15. Transmitter responses to State 2.
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Fig. 6.16. Experimental waveforms of transmitter responses to State 2.
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6.5.2 Transmitter responses to the system State 3
A WPT system with a single transmitter TX and three receivers RX1, RX2, and RX3 are
set up for this test. Fig. 6.17 and Fig. 6.18 demonstrate the process of the transmitter
responding to State 3. At the initial operation point, the output voltage of RX2 Vrec2=15.8 V
which is below the specified Vrec2 _min =16 V. When the transmitter obtains this information,
it increases Ip gradually. By t2, Vrec_RX2 reaches16.6 V> Vrec2 _min. With the increased Ip, the
new system operation point is obtained.
6.5.3 System efficiency optimization in system State 1
Fig. 6.19 gives the set up for this test. A single receiver is supplied by the transmitter.
Fig. 6.20 and Fig. 6.21 demonstrate the process of system efficiency optimization in State
1. As discussed in Section 6.4, when all the receivers work within the specified range, the
transmitter starts to optimize Vrec of the receiver that has the highest utilization or optimizes
the overall system efficiency. In this experiment, assume transmitter chooses to optimize
the system efficiency according to the efficiency trajectory in Fig. 6.10 This experiment
follows the process discussed in Fig. 6.11. The red curves in Fig. 6.11 show the modelbased system efficiency versus Ip at 50 W and 60 W. Assume Po=60 W at t0. At the end of
t0, the load changes to decrease the power. First, the controller of the transmitter follows
the normal operation and reaches 50 W at t1 with constant Ip. However,
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Fig. 6.17. Transmitter responses to State 3.
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Fig. 6.18. Experimental waveforms of transmitter responses to State 3.
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the operation point at t1 has low efficiency. If follow the 50 W optimized trajectory, Ip
should be reduced to get the maximum efficiency operating point at t2.
The measured waveform demonstrates this optimization process in Fig. 6.21. The
receiver used in the experiment only includes the resonator and full bridge diode rectifier.
Since there is not control variable in the receiver side, the real system optimization cannot
be verified accurately. When Ip changes, Vrec changes, the desired output power also
changes. The initial operating point is 61 W with Ip =1.8 A at t0 in this test. At end of t0,
change the load to 52 W. Constant Ip is maintained as shown in the experimental waveform
from t0 to t1. The measured efficiency during this period is 67.8%. At t1, the transmitter
starts the system efficiency optimizing process to reduce Ip. At t2, it reaches the new
operating point with 70% efficiency. The efficiency is improved by 2.2% via this
optimization.
In the future, a dc-dc converter will be added at the output of diode rectifier to better
control the output power. The communication block will be added. With a completed WPT
system, this method of tracking maximum system efficiency will be further examined.

Single-stage Transmitter
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Cp
Kp_s1
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Iin
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A

B

Iinv IMN Ip L
p
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Is1

Vrec1 RX1
+

Crec
-

Fig. 6.19. System setup for the demonstration in State 1.
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Fig. 6.20. Estimated system efficiency optimization in State 1.
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Fig. 6.21. Experimental demonstration of system efficiency optimization.
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6.6 Summary
This chapter discusses the operation of a WPT system with the proposed single-stage
transmitter. The reactive load range of the transmitter is investigated. Based on this range,
the types of receivers that can be charged in this system and the position of receivers can
be defined. The method of defining system operating range is introduced. The impact of
variable Ip on the system efficiency is studied. Based on this relationship, transmitter
current is utilized to track the maximum system efficiency. The system level control
scheme for multiple receiver application is discussed. With varied Ip, the transmitter can
provide a wide operating range for the receivers. These ideas are demonstrated in the
experiments.
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7

CONCLUSION AND FUTURE WORK

7.1 Conclusion
7.1.1 Summary of the work
In this thesis, alternative transmitters are proposed to increase the efficiency and to
reduce the parts count.
The main research efforts on the low power to medium power range WPT transmitter
including transmitter design/optimization, compensation network design and coil
design/optimization. Those design and optimization are accomplished separately. So, even
if each stage has excellent performance and high efficiency, the overall efficiency might
drop significantly. Especially if the commercial ac-dc adapter is used at the front-end stage
of the transmitter, an additional dc-dc converter might need to adjust bus voltage for the
specific transmitter design. The overall part count is large.
In order to design the transmitter in a more efficient way, achieving high efficiency
with fewer components, a two-stage transmitter architecture including the ac-dc PFC
rectifier and full bridge high frequency resonant inverter is proposed. The PFC rectifier
employs a totem-pole rectifier to get high PF and low THD with the simple regulation
scheme. An experimental prototype verifies this idea with measured PF 0.99, THD 4.5%,
and efficiency of 91.7%.
To further reduce the part counts, the single-stage ac-ac transmitter is derived by
integrating the two-stage transmitter. Two-GaN FETs are saved. Meanwhile, high PF, low
THD, and high efficiency are maintained. The measured PF is 0.99, THD is 10.2% and
efficiency is 90.4%. In addition, this single-stage converter can achieve higher power
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density for two reasons: (1) fewer components; (2) the high frequency ac-ac converter can
shrink the size of passive components. The control of the single-stage transmitter is quite
challenging because multiple functions have to be achieved within in a single converter.
A closed-loop control scheme is implemented in the single-stage transmitter to supply
multiple receivers simultaneously. With a constant current control scheme, smooth
dynamic performance is observed during load changes. This method is verified when the
single-stage transmitter supplies a single receiver, two receivers, and three receivers in the
experiment. The full power range operation of the single-stage transmitter, including the
limitations and the procedures, is discussed and verified with experiments. A ZVS
detection circuit is implemented to avoid operation with hard switching when out of range
loading condition occurs.
The WPT system with the implementation of the single-stage transmitter and
single/multiple receivers is investigated. Two advantages are gained from the variable Ip
at different load condition. First, it extends the system operating range when multiple
receivers are applied. Second, it has the capability of tracking maximum system efficiency.
Experiment results demonstrate the WPT system operation.
The control scheme of the single-stage transmitter is concluded: (1) Constant Ip control
scheme is implemented during a dynamic load change. (2) After the system is stabilized in
the new operation point, examine the dynamic parameters from receivers. Then, according
to the current system status, make the decision to achieve the optimum system operation
by adjusting Ip.
The comparison of the efficiency and number of power semiconductor among the twostage transmitter(light green star), the single-stage transmitter (red star) and the ones in the
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literature review are summarized in Fig. 7.1. The two-stage transmitter achieves the highest
efficiency with eight power semiconductors. The single-stage transmitter achieves the
second highest efficiency with six power semiconductors. Compare to the transmitters in
the literature review, both of two-stage transmitter and single-stage transmitter achieve the
design goal that is obtaining high efficiency with less number of power semiconductors.
7.1.2 Contributions
The contributions of this work are summarized as follows:
(1) A two-stage transmitter architecture is proposed to improve the efficiency and
reduce the part counts for the medium range WPT system.
(2) The methods of reducing the THD of CRM operated totem-pole rectifier are
investigated and verified. The current spike when the input voltage crosses zero is solved
by the proposed method.
(3) The full bridge resonant inverter with an IMN is designed to achieve high efficiency
and constant current source behavior.
(4) The single-stage transmitter is proposed to reduce the part count and maintain high
efficiency.
(5) A control scheme is implemented to regulate the input and output power.
(6) An auxiliary circuit is proposed to improve the light load power efficiency of the
single-stage transmitter.
(7) A closed-loop control scheme is introduced to provide constant transmitter coil
current Ip which helps smooth the transient performance.
(8) Variable Ip at different load/system condition is considered to extend the system
operating range and to track the maximum system efficiency.
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Fig. 7.1. The achievement of the single-stage transmitter.
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(9) ZVS detection circuit is proposed to monitor the hard switching operation.

7.2 Future work
7.2.1 WPT system optimization
A. Optimized transmitter design
Several design parameters can be optimized to improve the efficiency of the
transmitter, such as bus voltage, the range of Ip and IMN.
Several factors can be considered to increase the power density, including integration
of boost inductor, ZVS tank inductors and the inductors in the IMN. In addition, the DC
capacitor takes a large space of this transmitter, so the method of reducing DC capacitor
will be detailed in the next section.
B. Optimized WPT system design
First, the WPT system with the single-stage transmitter will be completed. A dc-dc
converter will be added at the receiver side. Bluetooth for the communication between the
units will be implemented. The optimum system operation, including wide operating range
with multiple different types of receivers, and tracking the maximum system efficiency
accurately will be verified with the new designed receivers and with the communication
function.
7.2.2 Implementation of feedforward control
The controller of the single-stage transmitter can be improved by adding a feedforward
control loop in the model based Vab1 calculation. Utilizing the real-time sensed Vbus can
help improve the performance during a load change. In addition, with this feedforward
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control, larger ripple voltage might be allowed on the bus. Therefore, the required DC link
capacitance can be reduced. Section 7.2.2 to 7.2.4 discuss these ideas.
As discussed in Section 5.1.2, the constant Ip is achieved via a simplified mathematical
model. The benefit of the above-mentioned approach is its simplicity of implementation.
This model works well if Vbus is always maintained at the desired constant value. However,
in some situations, Vbus might have temporary fluctuation. For instance, during large load
step changing, Vbus will overshoot or drop depending on the bandwidth of the voltage loop
control. If the mathematical model for Ip is still based on the ideal Vbus, the fluctuation on
Vbus eventually reflects on Ip. To eliminate or reduce the impact of the Vbus change on Ip,
feedforward control is added into the original control diagram as shown in Fig. 7.2. Both
of the sensed Vbus and duty cycle is used to determine the proper value of α+. Since the realtime Vbus is included in the loop, and α+ is adjusted to compensate the increased/decreased
bus voltage. Thus Vab is able to maintain constant.
However, considering Vbus as a variable increases the complexity of the mathematical
model. According to (4-14) and (4-16), α+ is calculated based on the real-time input
parameters da and Vbus. To distinguish the desired bus voltage Vbus, the real-time sensed bus
voltage is defined as Vbus_sense. Then
𝛼+ = 𝑔[𝜉(𝛽𝑎 ), 𝑉𝑏𝑢𝑠_𝑠𝑒𝑛𝑠𝑒 ]

(7-1)

ξ(βa) is too complicated to implement in the controller. So curve fitting is used to simplify
the function as discussed earlier. With the consideration of Vbus_sense, α+ is obtained by
surface fitting.The contour plot of Vbus_sense with respect to α+ and βa is shown in Fig. 7.3(a).
By extracting a few points from the contour and processing surface fitting in Fig. 7.3(b),
the approximate function is obtained in (7-2).
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𝛼+ = 𝑓(𝛽𝑎 , 𝑉𝑏𝑢𝑠_𝑠𝑒𝑛𝑠𝑒 )
= −5.02 ∙ 10−5 ∙ 𝑉2𝑏𝑢𝑠 + 0.04683 ∙ 𝑉𝑏𝑢𝑠 − 0.0015 ∙ 𝑉𝑏𝑢𝑠 ∙ 𝛽𝑎

(7-2)

− 0.21 ∙ 𝛽𝑎2 − 12.38
The curve from curve fitting is compared with the original contours and are shown in
Fig. 7.3(c). It matches well with the original curve
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Fig. 7.2. The improved closed-loop control diagram for the single-stage transmitter.
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Fig. 7.3. Improved mathematical mode via a surface fitting.
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7.2.3 Improvement of load change transition by feedforward control
During large load step changes, Vbus might have temporary overshoot or undershoot
due to the bandwidth of the voltage loop control, as shown in Fig. 7.4. If Vab1 is adjusted
based on the original model, Ip changes along with Vbus.
To improve the transition performance, the feedforward loop is added. This ideal is
verified in simulation and shown in Fig. 7.5. With the feedforward control, the overshoot
on Ip is reduced by 75%.
7.2.4 Feasibility of reducing DC link capacitor
In the prototype, the volume of DC link capacitors takes 8% of the space of transmitter.
If the size of capacitors can be reduced, the power density of the transmitter is increased.
According to (4-23), the DC capacitance is determined by the required total energy, the
average bus voltage and the allowed ripple voltage on the bus. Since the total energy
depends on the power level, it is not changeable. The average bus voltage is selected
according to the ac input power quality, the efficiency and control flexibility of the
converter. So, it is preferred to keep the desired value. ΔVbus can be changed to reduce the
required capacitance. However, large double line frequency ripple is reflected the receiver
side and increase the ripple on the output of the receiver. Adding large DC capacitance on
the receiver side is typically not preferred, because the size of the receiver is critical.
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Fig. 7.5. The improved performance with feedforward control during the transition.
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The feedforward control is implemented to allow large double line frequency ripple on
Vbus and suppress this low-frequency ripple at the output of the transmitter, therefore
maintaining low ripple on the receiver side. Fig. 7.6(a) shows 20V double line frequency
ripple on the bus. Fig. 7.6(b) shows the corresponding α+ to maintain constant Vab1 in the
feedforward control loop. In the original transmitter design, 5V ripple voltage is allowed
on the bus. When allowing 20 V low-frequency ripple on the Vbus, the capacitance can be
reduced by 75%.
The feasibility is verified in simulation. Fig. 7.7 shows the performance of transmitter
with 40V double line frequency ripple on the bus. In this case, the capacitance is reduced
by 87.5%. This low-frequency bus voltage results in low-frequency ripple on Ip. Vrec, which
is the output voltage of rectifier at the receiver side, also exhibits 120 Hz ripple. With the
implementation of feedforward control, the ripple on Ip and Vrec are reduced by 60% in

Vbus (V)

Fig. 7.9 compared the one in Fig. 7.7.

α+

Time (s)

Time (s)

(a) Ripple voltage on Bus

(b) The trajectory of α+ for ripple suppression

Fig. 7.6. α+ changes along with bus voltage.
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